SABRE-LL-I datasheet(108/141 Pages) STMICROELECTRONICS

108 / 141 page

GPIO pins

SABRE-LL-I

108/141

This bit is at logic level “1” if AUX1 regulator is a system regulator but its power stage is externally realized

(and therefore the regulation loop is not used to drive bridge 3). In this case Vloop1IsSys bit will be at logic

level “1”, while Vloop1OnMtr3SideA and Vloop1OnMtr3SideB bits will be at logic level “0” in

CoreConfigReg register.

In all configurations in which GPIO[5] is enabled as output:

a) the GPIO[5] pin can be always used as an analog input to the ADC system (ADC function) by writing its

address in the A2DChannelX[4:0] in the A2DConfigX register and starting a conversion;

b) the GPIO[5] pin can be always used as a digital input so its value can be always read through SPI

interface (SPI_IN function);

the GPIO[5] pin is a rail to rail, back to back output supplied by V3v3.

Table 80.

GPIO[5] specification

Parameter

Description

Test condition

Min

Typ

Max

Unit

VIH

High level input voltage

1.6

VIL

Low level input voltage

0.8

VHYS

Input voltage hysteresis

0.22

VOL

Low level output voltage

IOUT = 15mA

0.4

VOH

High level output voltage

IOUT = 5mA

2.75

ILEAKAGE

Leakage current

≤V

out ≤ V3v3

-1

µA

tDELAY

Delay from serial write to pin low

CLOAD =50 pF

(1)

Measured between nSS rising edge and 50% of Vout.

500

SABRE-LL-I bảng dữ liệu(PDF) 108 Page - STMicroelectronics

SABRE-LL-I bảng dữ liệu(HTML) 108 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL