ECP2 datasheet(93/386 Pages) LATTICE

93 / 386 page

3-41

DC and Switching Characteristics

Lattice Semiconductor

LatticeECP2/M Family Data Sheet

SERDES External Reference Clock (LatticeECP2M Family Only)

The external reference clock selection and its interface are a critical part of system applications for this product.

Table 3-13 speciﬁes reference clock requirements, over the full range of operating conditions.

Figure 3-13. Jitter Transfer

SERDES Power-Down/Power-Up Speciﬁcation

Table 3-14. Power-Down and Power-Up Speciﬁcation

Table 3-13. External Reference Clock Speciﬁcation (refclkp/refclkn)

Symbol

Description

Min.

Typ.

Max.

Units

FREF

Frequency range

—

320

MHz

FREF-PPM

Frequency tolerance

-300

—

300

ppm

VREF-IN-SE

Input swing, single-ended clock

100

—

1200

mV, p-p

VREF-IN

Input levels

—

VCCP + 0.8

VREF-CM-DC

Input common mode range (DC coupled)

0.5

—

1.2

VREF-CM-AC

Input common mode range (AC coupled)

—

1.5

DREF

Duty cycle

—

TREF-R

Rise time (20% to 80%)

500

1000

TREF-F

Fall time (80% to 20%)

500

1000

ZREF-IN-TERM

Input termination

50/2K

Ohms

CREF-IN-CAP

Input capacitance

—

1.5

1. The signal swing for a single-ended input clock must be as large as the p-p differential swing of a differential input clock to get the same

gain at the input receiver. Lower swings for the clock may be possible, but will tend to increase jitter.

2. When AC coupled, the input common mode range is determined by:

(Min input level) + (Peak-to-peak input swing)/2 ≤ (Input common mode voltage) ≤ (Max input level) - (Peak-to-peak input swing)/2

3. Measured at 50% amplitude.

4. Input capacitance of 1.5pF is total capacitance, including both device and package.

Symbol

Description

Max.

Units

tPWRDN

Power-down time after all power down register bits set to ‘0’

tPWRUP

Power-up time after all power down register bits set to ‘1’

Frequency (MHz)

Note: This graph is for a nominal device.

-25.00

-20.00

-15.00

-10.00

-5.00

0.00

5.00

0.1

100

Jitter T.

Gain@25°C,1.20V,

PJ=100ps

ECP2 bảng dữ liệu(PDF) 93 Page - Lattice Semiconductor

ECP2 bảng dữ liệu(HTML) 93 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL