NRF52811-QCAA-R datasheet(366/444 Pages) NORDIC

366 / 444 page

Peripherals

To secure correct behaviour of the TWI slave, PSEL.SCL, PSEL.SDA, CONFIG and the ADDRESS[n] registers,

must be configured prior to enabling the TWI slave through the ENABLE register. Similarly, changing these

settings must be performed while the TWI slave is disabled. Failing to do so may result in unpredictable

behaviour.

6.26.1 EasyDMA

The TWIS implements EasyDMA for accessing RAM without CPU involvement.

The TWIS peripheral implements the following EasyDMA channels:

Channel

Type

TXD

READER

TXD

RXD

WRITER

RXD

Table 108: TWIS EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 35.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

6.26.2 TWI slave responding to a read command

Before the TWI slave can respond to a read command the TWI slave must be configured correctly and

enabled via the ENABLE register. When enabled the TWI slave will be in its IDLE state where it will

consume IIDLE .

A read command is started when the TWI master generates a start condition on the TWI bus, followed

by clocking out the address and the READ/WRITE bit set to 1 (WRITE=0, READ=1). The READ/WRITE bit is

followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the TWI slave.

The TWI slave is able to listen for up to two addresses at the same time. Which addresses to listen for is

configured in the ADDRESS registers and the CONFIG register.

The TWI slave will only acknowledge (ACK) the read command if the address presented by the master

matches one of the addresses the slave is configured to listen for. The TWI slave will generate a READ

event when it acknowledges the read command.

The TWI slave is only able to detect a read command from the IDLE state.

The TWI slave will set an internal 'TX prepared' flag when the PREPARETX task is triggered.

When the read command is received the TWI slave will enter the TX state if the internal 'TX prepared' flag

is set.

If the internal 'TX prepared' flag is not set when the read command is received, the TWI slave will stretch

the master's clock until the PREPARETX task is triggered and the internal 'TX prepared' flag is set.

The TWI slave will generate the TXSTARTED event and clear the 'TX prepared' flag ('unprepare TX') when it

enters the TX state. In this state the TWI slave will send the data bytes found in the transmit buffer to the

master using the master's clock. The TWI slave will consume ITX in this mode.

The TWI slave will go back to the IDLE state if the TWI slave receives a restart command when it is in the

TX state.

The TWI slave is stopped when it receives the stop condition from the TWI master. A STOPPED event

will be generated when the transaction has stopped. The TWI slave will clear the 'TX prepared' flag

('unprepare TX') and go back to the IDLE state when it has stopped.

4454_140 v1.0

366

NRF52811-QCAA-R bảng dữ liệu(PDF) 366 Page - Nordic Semiconductor

NRF52811-QCAA-R bảng dữ liệu(HTML) 366 Page - Nordic Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL