RIVA128ZX datasheet(19/85 Pages) STMICROELECTRONICS

19 / 85 page

128-BIT 3D MULTIMEDIA ACCELERATOR

RIVA128ZX

19/85

Figure 8.

2X Read data, no delay

Figure 8 shows 32 bytes being transferred during 4 clocks (compared with 16 bytes in AGP 1x mode). The

control signals are identical. The AGPAD_STBx signal has been added when data is transferred at 8

bytes per PCICLK period. AGPAD_STBx represents AGPAD_STB0 and AGPAD_STB1 and are used

by the 2X interface logic to indicate when valid data is present on the AD bus. The control logic (PCITRDY#

in this case) indicates when data can be used by the target.

Figure 9.

2X Back to back read data, no delay

Figure 9 shows back to back 8 byte read transactions. AGPST[2:0] are shown toggling between “000”and

“001” to illustrate that they are actually changing. However, they are not required to change between high

and low priority to do back to back transactions. In this diagram, PCITRDY# is asserted on each clock

since a new transaction starts on each clock.

00x

xxx

PCICLK

PCIAD[31:0]

AGPADSTBx

AGPRBF#

PCITRDY#

PCIREQ#

PCIGNT#

AGPST[2:0]

123

456

000

001

000

001

000

001

000

001

+1 H5 +1

H4 +1

+L7

L8 +1 H6 +1 L9 +1

PCICLK

PCIAD[31:0]

AGPADSTBx

AGPRBF#

PCITRDY#

PCIGNT#

AGPST[2:0]

123456

RIVA128ZX bảng dữ liệu(PDF) 19 Page - STMicroelectronics

RIVA128ZX bảng dữ liệu(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

bảng dữ liệu tải về

Link URL