| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
RX72N bảng dữ liệu(PDF) 2 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RX72N bảng dữ liệu(HTML) 2 Page - Renesas Technology Corp |
|
2 / 179 page ![]() RX72N Group 1. Overview R01DS0343EJ0120 Rev.1.20 Page 2 of 179 Nov 15, 2023 1. Overview 1.1 Outline of Specifications Table 1.1 lists the specifications in outline, and Table 1.2 give a comparison of the functions of products in different packages. Table 1.1 is an outline of maximum specifications, and the peripheral modules and the number of channels of the modules differ depending on the number of pins on the package and the capacity of the code flash memory. For details, refer to Table 1.2, Comparison of Functions for Different Packages. Table 1.1 Outline of Specifications (1/11) Classification Module/Function Description CPU CPU Maximum operating frequency: 240 MHz 32-bit RX CPU (RXv3) Minimum instruction execution time: One instruction per state (cycle of the system clock) Address space: 4-Gbyte linear Register set of the CPU General purpose: Sixteen 32-bit registers Control: Ten 32-bit registers Accumulator: Two 72-bit registers 113 instructions Instructions installed as standard: 111 Basic instructions: 77 Single-precision floating-point operation instructions: 11 DSP instructions: 23 Instructions for register bank save function: 2 Addressing modes: 11 Data arrangement Instructions: Little endian Data: Selectable as little endian or big endian On-chip 32-bit multiplier: 32 × 32 → 64 bits On-chip divider: 32 / 32 → 32 bits Barrel shifter: 32 bits FPU Single-precision floating-point numbers (32 bits) and double-precision floating-point numbers (64 bits) Data types and floating-point exceptions in conformance with the IEEE754 standard Double-precision floating point coprocessor Double-precision floating-point register set Double-precision floating-point data registers: 16, each with 64-bit width Double-precision floating-point control registers: Four, each with 32-bit width Double-precision floating-point processing instructions: 21 Notifying the interrupt controller of double-precision floating-point exceptions Register bank save function Fast collective saving and restoration of the values of CPU registers 16 save register banks |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |