TMS320DM641 datasheet(86/179 Pages) TI

86 / 179 page

Power Supplies

June 2003 − Revised October 2005

SPRS222E

Table 4−1. Board-Level Timing Example (see Figure 4−6)

NO.

DESCRIPTION

Clock route delay

Minimum DSP hold time

Minimum DSP setup time

External device hold time requirement

External device setup time requirement

Control signal route delay

External device hold time

External device access time

DSP hold time requirement

DSP setup time requirement

Data route delay

ECLKOUTx

(Output from DSP)

ECLKOUTx

(Input to External Device)

Control Signals†

(Output from DSP)

Control Signals

(Input to External Device)

Data Signals‡

(Output from External Device)

Data Signals‡

(Input to DSP)

† Control signals include data for Writes.

‡Data signals are generated during Reads from an external device.

Figure 4−6. Board-Level Input/Output Timings

4.2

Recommended Clock and Control Signal Transition Behavior

All clocks and control signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic

manner.

4.3

Power Supplies

For more information regarding TI’s power management products and suggested devices to power TI DSPs,

visit www.ti.com/dsppower.

4.3.1

Power-Supply Sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However,

systems should be designed to ensure that neither supply is powered up for extended periods of time

(>1 second) if the other supply is below the proper operating voltage.

TMS320DM641 bảng dữ liệu(PDF) 86 Page - Texas Instruments

TMS320DM641 bảng dữ liệu(HTML) 86 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL