DM505LRBABF datasheet(81/295 Pages) TI2

81 / 295 page

DM505

www.ti.com

SPRS976E – NOVEMBER 2016 – REVISED MAY 2018

Submit Documentation Feedback

Specifications

Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

(2) The voltage at the device ball should never be below the MIN voltage or above the MAX voltage for any amount of time. This

requirement includes dynamic voltage events such as AC ripple, voltage transients, voltage dips, etc.

(3) The DC voltage at the device ball should never be above the MAX DC voltage to avoid impact on device reliability and lifetime POH

(Power-On-Hours). The MAX DC voltage is defined as the highest allowed DC regulated voltage, without transients, seen at the ball.

(4) Logic functions and parameter values are not assured out of the range specified in the recommended operating conditions.

5.5

Operating Performance Points

This section describes the operating conditions of the device. This section also contains the description of

each OPP (operating performance point) for processor clocks and device core clocks.

Table 5-1 describes the maximum supported frequency per speed grade for the devices.

Table 5-1. Speed Grade Maximum Frequency

Device Speed

Maximum frequency (MHz)

DSP

EVE

IPU

ISS

DDR3/DDR3L

DDR2

LPDDR2

ADC

DM505xxR

745

667

212.8

266

532 (DDR-1066)

400 (DDR-800)

333 (DDR-667)

5.5.1

AVS Requirements

Adaptive Voltage Scaling (AVS) is required on most of the vdd_* supplies as defined in Table 5-2.

Table 5-2. AVS Requirements per vdd_* Supply

Supply

AVS Required?

vdd

Yes, for all OPPs

vdd_dspeve

Yes, for all OPPs

5.5.2

Voltage And Core Clock Specifications

Table 5-3 shows the recommended OPP per voltage domain.

Table 5-3. Voltage Domains Operating Performance Points

DOMAIN

CONDITION

OPP_NOM

OPP_OD

OPP_HIGH

MIN (2)

NOM (1)

MAX (2)

MIN (2)

NOM (1)

MAX (2)

MIN (2)

NOM (1)

MAX DC (3)

MAX (2)

VD_CORE (V)

BOOT (Before

AVS is enabled)

(4)

1.02

1.06

1.11

Not Applicable

After AVS is

enabled (4)

AVS

Voltage

(5) –

3.5%

AVS

Voltage

(5)

1.11

Not Applicable

VD_DSPEVE

(V)

BOOT (Before

AVS is enabled)

(4)

1.02

1.06

1.11

Not Applicable

After AVS is

enabled (4)

AVS

Voltage

(5) –

3.5%

AVS

Voltage

(5)

1.11

AVS

Voltage

(5) –

3.5%

AVS

Voltage

(5)

AVS

Voltage

(5) + 5%

AVS

Voltage

(5) –

3.5%

AVS

Voltage

(5)

AVS

Voltage (5)

+ 2%

AVS

Voltage

(5) + 5%

DM505LRBABF bảng dữ liệu(PDF) 81 Page - Texas Instruments

DM505LRBABF bảng dữ liệu(HTML) 81 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL