 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SRC4382IPFBT bảng dữ liệu(PDF) 6 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SRC4382IPFBT bảng dữ liệu(HTML) 6 Page - Texas Instruments |
|
|
6 / 85 page  www.ti.com ELECTRICAL CHARACTERISTICS: Audio Serial Ports ELECTRICAL CHARACTERISTICS: SPI Interface SRC4382 SBFS030C – JANUARY 2006 – REVISED SEPTEMBER 2007 ELECTRICAL CHARACTERISTICS: General, SRC, DIR, and DIT (continued) All specifications are at TA = +25C, VDD18 = +1.8V, VDD33 = +3.3V, VIO = +3.3V, and VCC = +3.3V, unless otherwise noted. SRC4382 PARAMETER CONDITIONS MIN TYP MAX UNITS DIGITAL AUDIO INTERFACE RECEIVER (DIR) PLL Lock Range 20 216 kHz Reference Clock Input (RXCKI) Frequency, fRXCKI 3.5 27.7 MHz Reference Clock Input (RXCKI) Duty Cycle, fRXCKID 45 55 % Recovered Clock Output (RXCKO) Frequency, fRXCKO 3.5 27.7 MHz Recovered Clock Output (RXCKO) Duty Cycle, fRXCKOD 45 55 % Recovered Clock Output (RXCKO) Intrinsic Jitter Measured cycle-to-cycle 250 ps RMS DIGITAL AUDIO INTERFACE TRANSMITTER (DIT) Intrinsic Output Jitter Measured cycle-to-cycle 200 ps RMS All specifications are at TA = +25C, VDD18 = +1.8V, VDD33 = +3.3V, VIO = +3.3V, and VCC = +3.3V, unless otherwise noted. SRC4382 PARAMETER CONDITIONS MIN TYP MAX UNITS AUDIO SERIAL PORTS (Port A and Port B) LRCK Clock Frequency, fLRCK 0 216 kHz LRCK Clock Duty Cycle, tLRCKD 50 % BCK Clock Frequency, fBCK 0 13.824 MHz BCK High Pulse Width, tBCKH 10 ns BCK Low Pulse Width, tBCKL 10 ns Audio Data Input (SDIN) Setup Time, tAIS 10 ns Audio Data Input (SDIN) Hold Time, tAISH 10 ns Audio Data Output (SDOUT) Delay, tADD 10 ns All specifications are at TA = +25C, VDD18 = +1.8V, VDD33 = +3.3V, VIO = +3.3V, and VCC = +3.3V, unless otherwise noted. SRC4382 PARAMETER CONDITIONS MIN TYP MAX UNITS HOST INTERFACE: SPI Mode Serial Clock (CCLK) Frequency, fCCLK 0 40 MHz CS Falling to CCLK Rising, tCSCR 8 ns CCLK Falling to CS Rising, tCFCS 7 ns CDIN Data Setup Time, tCDS 7 ns CDIN Data Hold Time, tCDH 6 ns CCLK Falling to CDOUT Data Valid, tCFDO 3 ns CS Rising to CDOUT High-Impedance, tCSZ 3 ns 6 Submit Documentation Feedback Copyright © 2006–2007, Texas Instruments Incorporated Product Folder Link(s): SRC4382 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
