công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MPC8280 bảng dữ liệu(PDF) 389 Page - Freescale Semiconductor, Inc

tên linh kiện MPC8280
Giải thích chi tiết về linh kiện  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 bảng dữ liệu(HTML) 389 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 385Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 386Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 387Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 388Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 389Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 390Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 391Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 392Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 393Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 389 / 1386 page
background image
PCI Bridge
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
9-81
9.12.3.4.4
Outbound Message Interrupt Mask Register (OMIMR)
OMIMR contains the interrupt mask of the I2O, door bell, and message register events generated by the
local processor. OMIMR should be accessed only from the PCI bus.
Figure 9-76. Outbound Message Interrupt Mask Register (OMIMR)
Table 9-61 describes OMIMR fields.
1
OM1I
Read/
Write 1
to clear
Outbound message 1 interrupt. When set indicates that there is an Outbound
message 1 interrupt.
0
OM0I
Read/
Write 1
to clear
Outbound message 0 interrupt. When set indicates that there is an Outbound
message 0 interrupt
1 Note that when conditions for the Outbound Post Queue Interrupt assertion are valid, and OMIMR[OPQIM] is set,
OMISR[OPQI] is cleared. The application should always clear OMIMR[OPQIM] before referring to the content of
OMISR[OPQI].
31
16
Field
—
Reset
0000_0000_0000_0000
R/W
Refer to Table 9-61.
Addr
0x10436
15
654
3
2
1
0
Field
—
OPQIM
—ODIM
—
OM1IM OM0IM
Reset
0000_0000_0000_0000
R/W
Refer to Table 9-61.
Addr
0x10434
Table 9-61. OMIMR Field Descriptions
Bits
Name
R/W
Description
31–6
—
R
Reserved, should be cleared.
5
OPQIM
RW
Outbound post queue interrupt mask
0 Outbound post queue interrupt is allowed.
1 Outbound post queue interrupt is masked.
4
—
R
Reserved, should be cleared.
3
ODIM
RW
Outbound doorbell interrupt mask
0 Outbound doorbell interrupt is allowed.
1 Outbound doorbell interrupt is masked.
2
—
R
Reserved, should be cleared.
Table 9-60. OMISR Field Descriptions (continued)
Bits
Name
R/W
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com