LE58QL022BVC datasheet(11/61 Pages) ZARLINK

11 / 61 page

Le58QL022

Data Sheet

Zarlink Semiconductor Inc.

Notes:

The CD1, CD2, C3–C5 outputs are resistive for less than a 0.8 V drop. Total current must not exceed absolute maximum ratings.

When the digitizer saturates, a resistor of 50 k

Ω ±20 kΩ is connected either to AGND or to VCCA as appropriate to discharge the coupling

capacitor.

When the QLSLAC device is in the Inactive state, the analog output will present either a VREF DC output level through a 15 k

Ω resistor

(VMODE = 0) or a high impedance (VMODE = 1).

If there is an external DC path from VOUT to VIN with a gain of GDC and the AISN has a gain of hAISN, then the output offset will be multiplied

by 1 / [1 – (hAISN • GDC)].

Power dissipation in the Inactive state is measured with all digital inputs at VIH = VCCD and VIL = DGND and with no load connected to

VOUT1, VOUT2, VOUT3, or VOUT4.

Transmission Characteristics

When relative levels (dBm0) are used in any of the following transmission specifications, the specification holds for any setting

of the GX gain from 0 dB to 12 dB, the GR loss from 0 dB to 12 dB, and the input attenuator (GIN) on or off.

Notes:

See Figure 1 and Figure 2.

0 dBm0 input signal, 300 Hz to 3400 Hz; measurement at any other frequency, 300 Hz to 3400 Hz.

No single frequency component in the range above 3800 Hz may exceed a level of –55 dBm0.

The weighted average of the crosstalk is defined by the following equation, where C(f) is the crosstalk in dB as a function of frequency, fN

= 3300 Hz, f1 = 300 Hz, and the frequency points (fj, j = 2..N) are closely spaced:

Table 2.

0 dBm0 Voltage Definitions with Unity Gain in X, R, GX, GR, AX, and AR

Signal at Digital Interface

Transmit

(DGIN = 0)

Transmit

(DGIN = 1)

Receive

Unit

A-law digital mW or equivalent (0 dBm0)

0.7804

0.5024

Vrms

µ-law digital mW or equivalent (0 dBm0)

0.7746

0.4987

±22,827 peak linear coded sine wave

0.7804

0.5024

Description

Test Conditions

Min

Typ

Max

Unit

Note

Gain accuracy, D/A or A/D

0 dBm0, 1014 Hz

AX = AR = 0 dB

0 to 85° C

–40° C

AX = +6.02 dB and/or

AR = –6.02 dB

0 to 85° C

–40° C

–0.25

–0.30

–0.40

+0.25

+0.30

+0.40

Gain accuracy digital-to-digital

–0.25

+0.25

Gain accuracy analog-to-analog

–0.25

+0.25

Attenuation distortion

300 Hz to 3 kHz

–0.125

+0.125

Single frequency distortion

–46

Second harmonic distortion, D/A

GR = 0dB

–55

Idle channel noise

Analog out

Digital out

Digital looped backweighted

unweighted

Digital input = 0

A-law

Digital input = 0

µ-law

Analog VIN = 0 VACA-law

Analog VIN = 0 VAC µ-law

–68

–55

–78

–68

dBm0p

dBm0

dBm0p

dBrnc0

dBm0p

dBrnc0

3, 6

CrosstalkTX to RX

same channelRX to TX

0 dBm0300 to 3400 Hz

–75

dBm0

Crosstalk between channels

TX or RX to TX

TX or RX to RX

0 dBm0

SLIC imped. < 300

Ω

1014 Hz, Average

–76

–78

dBm0

End-to-end group delay

B = Z = 0; X = R = 1

678

µs

LE58QL022BVC bảng dữ liệu(PDF) 11 Page - Zarlink Semiconductor Inc

LE58QL022BVC bảng dữ liệu(HTML) 11 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

bảng dữ liệu tải về

Link URL