LE58QL022BVC datasheet(39/61 Pages) ZARLINK

39 / 61 page

Le58QL022

Data Sheet

Zarlink Semiconductor Inc.

00h Deactivate (Standby State)

In the Deactivate (Standby) state:

All programmed information is retained.

The Microprocessor Interface (MPI) remains active.

The PCM inputs are disabled and the PCM outputs are high impedance unless signaling on the PCM high

way is programmed (SMODE = 1).

The analog output (VOUT) is disabled and biased at VREF.

The channel status (CSTAT) bit in the SLIC I/O Direction and Channel Status Register is set to 0.

02h Software Reset

The action of this command is identical to that of the RST pin except that it only operates on the channels selected by the

Channel Enable Register and it does not change clock slots, time slots, PCM highways ground key sampling interval, or global

chip parameters. See the note under the hardware reset command that follows.

04h Hardware Reset

Hardware reset is equivalent to pulling the RST on the device Low. This command does not depend on the state of the Channel

Enable Register.

Note:

The action of a hardware reset is described in Reset States on page 30 of the section Operating the QLSLAC Device.

06h No Operation

0Eh Activate Channel (Operational State)

This command places the device in the Active state and sets CSTAT = 1. No valid PCM data is transmitted until after the

third FS pulse is received following the execution of the Activate command.

Command

00000000

Command

00000010

Command

00000100

Command

00000110

Command

00001110

LE58QL022BVC bảng dữ liệu(PDF) 39 Page - Zarlink Semiconductor Inc