DSP56F802 datasheet(11/40 Pages) FREESCALE

11 / 40 page

Interrupt and Program Control Signals

56F802 Technical Data, Rev. 9

Freescale Semiconductor

2.3 Interrupt and Program Control Signals

2.4 Pulse Width Modulator (PWM) Signals

2.5 Serial Communications Interface (SCI) Signals

Table 2-5 Program Control Signals

No. of

Pins

Signal

Name

Signal

Type

State During

Reset

Signal Description

RESET

Input

(Schmitt)

Input

Reset—This input is a direct hardware reset on the processor. When

RESET is asserted low, the controller is initialized and placed in the

Reset state. A Schmitt trigger input is used for noise immunity. When the

RESET pin is deasserted, the initial chip operating mode is latched from

the EXTBOOT pin. The internal reset signal will be deasserted

synchronous with the internal clocks, after a fixed number of internal

clocks.

To ensure complete hardware reset, RESET and TRST should be

asserted together. The only exception occurs in a debugging

environment when a hardware device reset is required and it is

necessary not to reset the OnCE/JTAG module. In this case, assert

RESET, but do not assert TRST.

Table 2-6 Pulse Width Modulator (PWMA) Signals

No. of

Pins

Signal

Name

Signal

Type

State During

Reset

Signal Description

PWMA0-5

Output

Tri-stated

PWMA0-5— These are six PWMA output pins.

FAULTA0

Input

(Schmitt)

Input

FAULTA0 —This fault input is used for disabling selected PWMA

outputs in cases where fault conditions originate off-chip.

Table 2-7 Serial Communications Interface (SCI0) Signals

No. of

Pins

Signal

Name

Signal

Type

State During

Reset

Signal Description

TXD0

GPIOB0

Output

Input/Ou

tput

Input

Transmit Data (TXD0)—SCI0 transmit data output

Port B GPIO—This pin is a General Purpose I/O (GPIO) pin that can

be individually programmed as an input or output pin.

After reset, the default state is SCI output.

DSP56F802 bảng dữ liệu(PDF) 11 Page - Freescale Semiconductor, Inc

DSP56F802 bảng dữ liệu(HTML) 11 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

bảng dữ liệu tải về

Link URL