S32K311NHT0MPAST datasheet(117/143 Pages) NXP

117 / 143 page

SDx_CLK

Output from eSDHCv3 to card

SDx_DATA[7:0]

Input from card to eSDHCv3

SDx_DATA[7:0]

SD2

SD3

SD4

SD2

.......

SD1

Figure 61. SD/eMMC4.4/4.41 DDR50 Mode Interface Timing

12.11 LPUART specifications

See I/O parameters for LPUART specifications.

13 Debug modules

13.1 Debug trace timing specifications

The following table describes the Debug trace electrical characteristics. Measurements are with maximum output load of 25pF,

input transition of 1ns and pad configured with DSE = 1'b1 and SRE = 1'b0.

Table 64. Debug trace timing specifications

Symbol

Description

Min

Typ

Max

Unit

Condition

Spec

Number

fTRACE

Trace clock

frequency (trace on

Fast pads)

—

120

MHz

Applies to all

K3xx variants except

S32K388

—

fTRACE

Trace clock

frequency (trace on

Fast pads)

—

125

MHz

Applies to S32K388

—

fTRACE

Trace clock

frequency (trace on

StandardPlus pads)

—

MHz

—

tDVW

Data output valid

window

1.2

—

tDIV

Data output invalid

0.3

—

NXP Semiconductors

Debug modules

S32K3xx Data Sheet, Rev. 9.1, 03/2024

Data Sheet: Technical Data

Preliminary Information for S32K388

117 / 143

S32K311NHT0MPAST bảng dữ liệu(PDF) 117 Page - NXP Semiconductors

S32K311NHT0MPAST bảng dữ liệu(HTML) 117 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL