| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
VT6306 bảng dữ liệu(PDF) 42 Page - VIA Technologies, Inc. |
|
|
|||||||||||||||||||||||||||||
VT6306 bảng dữ liệu(HTML) 42 Page - VIA Technologies, Inc. |
|
42 / 59 page ![]() We Connect We Connect We Connect We Connect Technologies,Inc. VT6306 PCI 1394a Host Controller Revision 1.16 July 19, 2002 -36- Register Descriptions PHY Register Page 0 - Port Status The Port Status page is used to access configuration and status information for each of the PHY’s port. The port is selected by writing zero to Page_select and the desired port number to Port_select in the PHY register at address 0111. Offset 7 6 5 4 3 2 1 0 1000b Disa Bias Conn Child Bstat Astat 1001b -reserved- Fault IntEn Negotiated Speed 1010b -reserved- 1011b -reserved- 1100b -reserved- 1101b -reserved- 1110b -reserved- 1111b -reserved- Table 5. PHY Register Page 0 Bit Field Descriptions Field Bits Type Def Description Astat 2 R - TPA line state for the port 00 = invalid 01 =1 10 =0 11 =z Bstat 2 R - Same encoding as Astat Child 1 R - 1 indicates the port is a child, 0 a parent. The meaning of this bit is undefined from the time a bus reset is detected until the chip transitions to state T1:Child Handshake during the tree identify process (see 4.4.2.2 in IEEE 1394-1995) Conncted 1 R 0 One indicates the port is connected, zero indicates it is disconnected. The value reported by this bit is filtered by hysteresis logic to reduce multiple status changes caused by contact scrape when a connector is inserted or removed. Bias 1 R - One indicates that bias voltage is detected (possible connection). The value reported by this bit is filtered by hysteresis logic to reduce multiple status changes caused by contact scrape when a connector is inserted or removed. Disabled 1 RW 0 When set to one, the port is disabled. The value of this bit subsequent to a power reset is implementation-dependent, but should be a strappable option. Negotiated Speed 3 R - Indicates the maximum speed negotiated between this port and its immediately connected port. 000 – 98.304 Mbit/s 001 - and 196.608 Mbit/s 010 - and 393.216 Mbit/s Interrupt Enable 1 RW 0 Enable port event interrupts. When set to one, the chip sets Port_event to one if any of Connected, Bias, Disabled or Fault (for this port) change state. Fault 1 rw 0 Set to one if an error is detected during a suspend or resume operation. A write of one to this bit clears it to zero. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |