công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

USB97C102 bảng dữ liệu(PDF) 60 Page - SMSC Corporation

tên linh kiện USB97C102
Giải thích chi tiết về linh kiện  Multi-Endpoint USB Peripheral Controller with Integrated 5 Port HUB
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  SMSC [SMSC Corporation]
Trang chủ  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB97C102 bảng dữ liệu(HTML) 60 Page - SMSC Corporation

Back Button USB97C102 Datasheet HTML 56Page - SMSC Corporation USB97C102 Datasheet HTML 57Page - SMSC Corporation USB97C102 Datasheet HTML 58Page - SMSC Corporation USB97C102 Datasheet HTML 59Page - SMSC Corporation USB97C102 Datasheet HTML 60Page - SMSC Corporation USB97C102 Datasheet HTML 61Page - SMSC Corporation USB97C102 Datasheet HTML 62Page - SMSC Corporation USB97C102 Datasheet HTML 63Page - SMSC Corporation USB97C102 Datasheet HTML 64Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 80 page
background image
SMSC DS – USB97C102
Page 60
Rev. 03/23/2000
Endpoints 0-7. The MCU will write these registers, and set the corresponding bit=1 for each endpoint that is a non-
control endpoint. The hardware will not respond to a Setup PID for any endpoint whose corresponding bit is set (1).
Table 108 - NonControl Endpoint Register 1 (high endpoints)
NONCTRL_EP1
(0x7FAB – RESET=0x00)
NONCONTROL ENDPOINT REGISTER 1
BIT
NAME
R/W
DESCRIPTION
7
EP15
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID
6
EP14
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID
5
EP13
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID
4
EP12
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID
3
EP11
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID
2
EP10
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID
1
EP9
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID
0
EP8
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID
Table 109 - NonControl Endpoint Register 2 (low endpoints)
NONCTRL_EP2
(0x7FAC – RESET=0x00)
NONCONTROL ENDPOINT REGISTER 2
BIT
NAME
R/W
DESCRIPTION
7
EP7
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID.
6
EP6
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID.
5
EP5
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID.
4
EP4
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID.
3
EP3
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID.
2
EP2
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID.
1
EP1
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID.
0
EP0
R/W
When this bit is set (1), the Endpoint will not respond to a Setup PID.
When this bit is cleared (0), the Endpoint will respond to a setup PID.
Table 110 – Reserved
RESERVED
RESERVED
BIT
NAME
R
DESCRIPTION
[7:0]
Reserved
R
Reserved
The Memory Management Policy (MMP) feature permits limiting the number of received packets in memory per
endpoint. A five bit up/down counter will be implemented for each endpoint. Each counter will be incremented by the
MCU to initialize the limit, then decremented by the hardware as packets arrive at its corresponding endpoint, and
incremented by the MCU after it releases the packet. If the count reaches 0, and the MMP feature is enabled, then
the hardware will not receive the packet and will NAK non-isochronous OUT tokens. If the count is zero, it will not
decrement further; if the count is 31, it will not increment further. The MCU can enable or disable this feature
independently for each endpoint. The default condition is disabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com