công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AT83SND2CMP3B bảng dữ liệu(PDF) 166 Page - ATMEL Corporation

tên linh kiện AT83SND2CMP3B
Giải thích chi tiết về linh kiện  Single-Chip Flash Microcontroller with MP3 Decoder with Full Audio Interface
PDF  241 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ATMEL [ATMEL Corporation]
Trang chủ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT83SND2CMP3B bảng dữ liệu(HTML) 166 Page - ATMEL Corporation

Back Button AT83SND2CMP3B Datasheet HTML 162Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 163Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 164Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 165Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 166Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 167Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 168Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 169Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 170Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 166 / 241 page
background image
166
4341F–MP3–03/06
AT8xC51SND2C/MP3B
19.4
Registers
Table 19-2.
SPCON Register
SPCON (S:C3h) –
SPI Control Register
Reset Value = 0001 0100b
Note:
1. When the SPI is disabled, SCK outputs high level.
76
543
210
SPR2
SPEN
SSDIS
MSTR
CPOL
CPHA
SPR1
SPR0
Bit Number
Bit
Mnemonic
Description
7SPR2
SPI Rate Bit 2
Refer to Table 19-1 for bit rate description.
6
SPEN
SPI Enable Bit
Set to enable the SPI interface.
Clear to disable the SPI interface.
5
SSDIS
Slave Select Input Disable Bit
Set to disable SS in both master and slave modes. In slave mode this bit has no effect if
CPHA = 0.
Clear to enable SS in both master and slave modes.
4MSTR
Master Mode Select
Set to select the master mode.
Clear to select the slave mode.
3CPOL
SPI Clock Polarity Bit(1)
Set to have the clock output set to high level in idle state.
Clear to have the clock output set to low level in idle state.
2CPHA
SPI Clock Phase Bit
Set to have the data sampled when the clock returns to idle state (see CPOL).
Clear to have the data sampled when the clock leaves the idle state (see CPOL).
1 - 0
SPR1:0
SPI Rate Bits 0 and 1
Refer to Table 19-1 for bit rate description.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com