AT83SND2CMP3B datasheet(54/241 Pages) ATMEL

54 / 241 page

4341F–MP3–03/06

AT8xC51SND2C/MP3B

Figure 11-3.

Mode 0 Overflow Period Formula

11.3.2

Mode 1 (16-bit Timer)

Mode 1 configures Timer 0 as a 16-bit Timer with TH0 and TL0 registers connected in cascade

(see Figure 11-4). The selected input increments TL0 register. Figure 11-5 gives the overflow

period calculation formula when in timer mode.

Figure 11-4.

Timer/Counter x (x = 0 or 1) in Mode 1

Figure 11-5.

Mode 1 Overflow Period Formula

11.3.3

Mode 2 (8-bit Timer with Auto-Reload)

Mode 2 configures Timer 0 as an 8-bit Timer (TL0 register) that automatically reloads from TH0

contents of TH0, which is preset by software. When the interrupt request is serviced, hardware

clears TF0. The reload leaves TH0 unchanged. The next reload value may be changed at any

time by writing it to TH0 register. Figure 11-7 gives the autoreload period calculation formula

when in timer mode.

Figure 11-6.

Timer/Counter x (x = 0 or 1) in Mode 2

Figure 11-7.

Mode 2 Autoreload Period Formula

⋅ (16384 – (THx, TLx))

TFxPER

FTIMx

TRx

TCON Reg

TFx

TCON Reg

GATEx

TMOD Reg

Overflow

Timer x

Interrupt

Request

C/Tx#

TMOD Reg

TLx

(8 bits)

THx

(8 bits)

INTx

TIMx

CLOCK

÷ 6

⋅ (65536 – (THx, TLx))

TFxPER

FTIMx

TRx

TCON reg

TFx

TCON reg

GATEx

TMOD reg

Overflow

Timer x

Interrupt

Request

C/Tx#

TMOD reg

TLx

(8 bits)

THx

(8 bits)

INTx

TIMx

CLOCK

÷ 6

TFxPER

FTIMx

⋅ (256 – THx)

AT83SND2CMP3B bảng dữ liệu(PDF) 54 Page - ATMEL Corporation

AT83SND2CMP3B bảng dữ liệu(HTML) 54 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL