IP101G-DS-R01 datasheet(31/65 Pages) ETC

tên linh kiện	IP101G-DS-R01

Giải thích chi tiết về linh kiện	Single Port 10/100 MII/RMII/TP/Fiber Fast Ethernet Transceiver

PDF	65 Pages

Scroll/Zoom	100%

nhà sản xuất	ETC [List of Unclassifed Manufacturers]

Trang chủ

Logo

31 / 65 page

IP101G

Data Sheet

31/65

January 14, 2014

IP101G-DS-R01

4.4 MMD Data Register

MMD register 3.0

Page

MII

ROM

R/W

Description

Default

PCS Control 1 Register

3.0[15:11]

Reserved

Ignore when read

3.0.10

R/W

Clock stop enable

1 = IP101G may stop xMII Rx clock during LPI

0 = Clock not stoppable

3.0[9:0]

Reserved

Ignore when read

MMD register 3.1

page

MII

ROM

R/W

Description

Default

PCS Status 1 Register

3.1[15:12]

Reserved

Ignore when read

3.1.11

RO/LH Tx LPI received

1 = Tx PCS has received LPI

0 = LPI not received

3.1.10

RO/LH Rx LPI received

1 = Rx PCS has received LPI

0 = LPI not received

3.1.9

Tx LPI indication

1 = Tx PCS is currently receiving LPI

0 = PCS is not currently receiving LPI

3.1.8

Rx LPI indication

1 = Rx PCS is currently receiving LPI

0 = PCS is not currently receiving LPI

3.1.7

Reserved

Ignore on read

3.1.6

Clock stop capable

1 = The MAC may stop the clock during LPI

0 = Clock not stoppable

3.1[5:0]

Reserved

Ignore when read

MMD register 3.20

page

MII

ROM

R/W

Description

Default

EEE Capability Register

3.20[15:7]

RO Reserved

Ignore when read

IP101G-DS-R01 bảng dữ liệu(PDF) 31 Page - List of Unclassifed Manufacturers

IP101G-DS-R01 bảng dữ liệu(HTML) 31 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

bảng dữ liệu tải về

Link URL