LAN9218 datasheet(84/130 Pages) SMSC

tên linh kiện	LAN9218

Giải thích chi tiết về linh kiện	High-Performance Single- Chip 10/100 Ethernet Controller with HP Auto-MDIX

PDF	130 Pages

Scroll/Zoom	100%

nhà sản xuất	SMSC [SMSC Corporation]

Trang chủ	http://www.smsc.com

Logo

84 / 130 page

High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX

Datasheet

Revision 1.5 (07-18-06)

SMSC LAN9218

DATASHEET

5.3.15

GPT_CFG-General Purpose Timer Configuration Register

This register configures the General Purpose timer. The GP Timer can be configured to generate host

interrupts at intervals defined in this register.

2:0

GPIO Data 0-2 (GPIODn). When enabled as an output, the value written is

reflected on GPIOn. When read, GPIOn reflects the current state of the

corresponding GPIO pin.

GPIO0 – bit 0

GPIO1 – bit 1

GPIO2 – bit 2

R/W

000

Table 5.4 EEPROM Enable Bit Definitions

[22]

[21]

[20]

EEDIO FUNCTION

EECLK FUNCTION

EEDIO

EECLK

GPO3

GPO4

Reserved

GPO3

RX_DV

Reserved

TX_EN

GPO4

TX_EN

RX_DV

TX_CLK

RX_CLK

Offset:

8Ch

Size:

32 bits

BITS

DESCRIPTION

TYPE

DEFAULT

31-30

Reserved

GP Timer Enable (TIMER_EN). When a one is written to this bit the GP

Timer is put into the run state. When cleared, the GP Timer is halted. On

the 1 to 0 transition of this bit the GPT_LOAD field will be preset to FFFFh.

R/W

28-16

Reserved

15-0

General Purpose Timer Pre-Load (GPT_LOAD). This value is pre-loaded

into the GP-Timer.

R/W

FFFFh

BITS

DESCRIPTION

TYPE

DEFAULT

LAN9218 bảng dữ liệu(PDF) 84 Page - SMSC Corporation

LAN9218 bảng dữ liệu(HTML) 84 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL