công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STE10A bảng dữ liệu(PDF) 56 Page - STMicroelectronics

tên linh kiện STE10A
Giải thích chi tiết về linh kiện  PCI 10/100 Ethernet controller with integrated PHY (3.3V)
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STE10A bảng dữ liệu(HTML) 56 Page - STMicroelectronics

Back Button STE10A Datasheet HTML 52Page - STMicroelectronics STE10A Datasheet HTML 53Page - STMicroelectronics STE10A Datasheet HTML 54Page - STMicroelectronics STE10A Datasheet HTML 55Page - STMicroelectronics STE10A Datasheet HTML 56Page - STMicroelectronics STE10A Datasheet HTML 57Page - STMicroelectronics STE10A Datasheet HTML 58Page - STMicroelectronics STE10A Datasheet HTML 59Page - STMicroelectronics STE10A Datasheet HTML 60Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 82 page
background image
Registers and descriptors description
STE10/100A
56/82
1,0
PWRS
PowerState, this two-bit field is used both to
determine the current power state of the
STE10/100A and to set the STE10/100A into a
new power state. The definition of this field is
given below.
00b - D0
01b - D1
10b - D2
11b - D3hot
If software attempts to write an unsupported
state to this field, the write operation will
complete normally on the bus, but the data is
discarded and no state change occurs.
00b
RO
CSR23 (offset = 9ch), TXBR - Transmit burst count / time-out
31~21
---
Reserved
1
20~16
TBCNT
Transmit burst count
Specifies the number of consecutive successful
transmit burst writes to complete before the
transmit completed interrupt will be generated.
0R/W
15~12
---
Reserved
1
11~0
TTO
Transmit time-out = (deferred time + back-off
time).
When TDIE (ACSR7 bit 28) is set, the timer is
decreased in increments of 2.56us (@100M) or
25.6us (@10M). If the timer expires before
another packet transmit begins, then the TDIE
interrupt will be generated.
0R/W
CSR24 (offset = a0h), FROM - Flash ROM (also the boot ROM) port
31
bra16_on
This bit is only valid when 4 LEDmode_on
(CSR18 bit 23) is set. In this case, when
bra16_on is set, pin 87 functions as brA16;
otherwise it functions as LED pin – fd/col.
1R/W
30~28
---
Reserved
27
REN
Read enable. Clear if read data is ready in DATA,
bit7-0 of FROM.
0R/W
26
WEN
Write enable. Cleared if write completed.
0
R/W
25
---
Reserved
24~8
ADDR
Flash ROM address
0
R/W
7~0
DATA
Read/Write data of flash ROM
0
R/W
Table 8.
Control/status register description (continued)
Bit #
Name
Description
Default
RW type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com