UPD6P9 datasheet(13/73 Pages) RENESAS

13 / 73 page

µPD67, 67A, 68, 68A, 69

Data Sheet U14935EJ2V1DS

2.5 Data Memory (RAM): 32

× 4 Bits (

µPD67, 67A, 68, 68A)

128

× 4 Bits (

µPD69)

The data memory, which is a static RAM consisting of 32

× 4 bits, is used to retain processed data. The data

memory is sometimes processed in 8-bit units. R0 can be used as the ROM data pointer.

RF is also used as the ASR.

After reset, R0 is cleared to 00H and R1 to RF retain the previous data (undefined when turning on the power).

Figure 2-4. Data Memory Configuration

R10

R00

R11

R01

R12

R02

R13

R03

R14

R04

R15

R05

R16

R06

R17

R07

R18

R08

R19

R09

R1A

R0A

R1B

R0B

R1C

R0C

R1D

R0D

R1E

R0E

R1F

R0F

→DP (refer to 2.6 Data Pointer (DP))

→ASR (refer to 2.3 Address Stack Register (ASR (RF)))

R1n (higher 4 bits) R0n (lower 4 bits)

R10

R00

R11

R01

R12

R02

R13

R03

R14

R04

R15

R05

R16

R06

R17

R07

R18

R08

R19

R09

R1A

R0A

R1B

R0B

R1C

R0C

R1D

R0D

R1E

R0E

R1F

R0F

R1n (higher 4 bits) R0n (lower 4 bits)

Page 0

Note

Pages 1 to 3

Note

µPD67, 67A, 68, 68A: Page 0

µPD69:

Pages 0 to 3 (pages can be switched using bits 0 and 1 of control register 0)

UPD6P9 bảng dữ liệu(PDF) 13 Page - Renesas Technology Corp

UPD6P9 bảng dữ liệu(HTML) 13 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

bảng dữ liệu tải về

Link URL