công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

S32K310 bảng dữ liệu(PDF) 9 Page - NXP Semiconductors

tên linh kiện S32K310
Giải thích chi tiết về linh kiện  Supports S32K344, S32K324, S32K314, S32K312, S32K311, S32K310, S32K341, S32K342 and S32K322. Data is preliminary for S32K328, S32K338, S32K348, S32K358 and S32K388
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

S32K310 bảng dữ liệu(HTML) 9 Page - NXP Semiconductors

Back Button S32K310 Datasheet HTML 5Page - NXP Semiconductors S32K310 Datasheet HTML 6Page - NXP Semiconductors S32K310 Datasheet HTML 7Page - NXP Semiconductors S32K310 Datasheet HTML 8Page - NXP Semiconductors S32K310 Datasheet HTML 9Page - NXP Semiconductors S32K310 Datasheet HTML 10Page - NXP Semiconductors S32K310 Datasheet HTML 11Page - NXP Semiconductors S32K310 Datasheet HTML 12Page - NXP Semiconductors S32K310 Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 136 page
background image
Xbar (64 bit)
Fabric
8 MB Pflash with ECC
Memory
External Memory IF
1 x Ethernet, 1 Gbps
AVB/TSN
6 x FlexCAN
all ch support CAN FD
16 x LPUART (LIN)
Network
32 ch FlexIO
Emulating
UART, I2C, SPI
I2S, SENT, PWM
Communication
128 kB Dflash with ECC
1152 kB RAM with ECC
Include 192 kB TCM
FXOSC (8-40 MHz)
Memory
OTA ready -
RWW, A/B swap
External
Flash/Ram
expansion by
QuadSPI
•
•
CPU Platform
Two independent
Arm M7 cores
Optimized for Real-
time with zero wait
I/D-TCM
•
•
Motor Control
On-chip motor
control subsystem
Offloading CPU
•
•
Future Proof Security/OTA
ISO26262 Compliant Safety System
Scalable Arm platform
Optimized for LOW power
Rich Network/Communication Interface
•
•
•
•
•
Safety
HW redundancy
MBIST/LBIST/Self Test
Clock/Voltage monitor
Centralized error
detection
ASIL B compliant
•
•
•
•
•
Security
HW accl for AES 256,
RSA 4096, ECC 521
Firmware included,
upgradable
Side-channel physical
protection
Meet Evita Full
function goal
•
•
•
•
Network/
Communication
Ethernet (TSN), CAN/
CAN FD, LIN
SAI for Audio
Flexible IO emulation
•
•
•
System
FIRC (48 MHz)
CPU Platform
Cortex-M7
240 MHz
FPU, DSP
I-cache
D-cache
SIRC (32 kHz)
SXOSC (32 kHz)
2 x PLL
32ch DMAMUX
32ch ext. INT/WKUP
6 x LPSPI
2 x LPI2C
2 x SAI (TDM, I2S)
Analog/Timers
BCTU (Body Control Trigger Unit)
3 x 24 ch 12 bit ADC
LCU (Logic Control Unit)
3 x 24 ch 16 bit eMIOS Timer
3 x LPCMP
Functional Safety
CMU
FCCU
MPU
SWT
EIM/ERM
STCU2
CRC
Security: HSE-B
Cortex-M0+
RAM
XRDC
Access control
Lifecycle
Management
Asymmetric Hardware Accelerators
Symmetric Hardware Accelerators
TRNG/PRNG
Debug/Trace (SWD/JTAG/ETB)
Cortex-M7
240 MHz
FPU, DSP
I-cache
D-cache
1 x QuadSPI
Up to 2 Gbps
8 bit data width
1 x uSDHC
32 bit RTC
Figure 10. S32K328: ASIL B Dual Core 8MB General Purpose MCU
Xbar (64 bit)
Fabric
8 MB Pflash with ECC
Memory
External Memory IF
1 x Ethernet, 1 Gbps
AVB/TSN
8 x FlexCAN
all ch support CAN FD
16 x LPUART (LIN)
Network
32 ch FlexIO
Emulating
UART, I2C, SPI
I2S, SENT, PWM
Communication
128 kB Dflash with ECC
1152 kB RAM with ECC
Include 384 kB TCM
FXOSC (8-40 MHz)
Memory
OTA ready -
RWW, A/B swap
External
Flash/Ram
expansion by
QuadSPI
•
•
CPU Platform
Three independent
Arm M7 cores
Optimized for Real-
time with zero wait
I/D-TCM
•
•
Motor Control
On-chip motor
control subsystem
Offloading CPU
•
•
Future Proof Security/OTA
ISO26262 Compliant Safety System
Scalable Arm platform
Optimized for LOW power
Rich Network/Communication Interface
•
•
•
•
•
Safety
HW redundancy
MBIST/LBIST/Self Test
Clock/Voltage monitor
Centralized error
detection
ASIL D compliant
•
•
•
•
•
Security
HW accl for AES 256,
RSA 4096, ECC 521
Firmware included,
upgradable
Side-channel physical
protection
Meet Evita Full
function goal
•
•
•
•
Network/
Communication
Ethernet (TSN), CAN/
CAN FD, LIN
SAI for Audio
Flexible IO emulation
•
•
•
System
FIRC (48 MHz)
CPU Platform
SIRC (32 kHz)
SXOSC (32 kHz)
2 x PLL
32ch DMA and DMAMUX
32ch ext. INT/WKUP
6 x LPSPI
2 x LPI2C
2 x SAI (TDM, I2S)
Analog/Timers
BCTU (Body Control Trigger Unit)
3 x 24 ch 12 bit ADC
LCU (Logic Control Unitl
3 x 24 ch 16 bit eMIOS Timer
3 x LPCMP
Functional Safety
CMU
FCCU
MPU
SWT
EIM/ERM
STCU2
CRC
Security: HSE-B
Cortex-M0+
RAM
XRDC
Access control
Lifecycle
Management
Asymmetric Hardware Accelerators
Symmetric Hardware Accelerators
TRNG/PRNG
Debug/Trace (SWD/JTAG/ETB)
Cortex-M7
240 MHz
FPU, DSP
I-cache
D-cache
Cortex-M7
240 MHz
FPU, DSP
I-cache
D-cache
Cortex-M7
240 MHz
FPU, DSP
I-cache
D-cache
1 x QuadSPI
Up to 2 Gbps
8 bit data width
1 x uSDHC
32 bit RTC
Figure 11. S32K338: ASIL B Three Core 8MB General Purpose MCU
NXP Semiconductors
Block diagram
S32K3xx Data Sheet, Rev. 8, 06/2023
Data Sheet: Technical Data
Preliminary Information for S32K3x8
9 / 136



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com