1

2018 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.

DSC-5610/8

©

FEBRUARY 2018

CMOS SyncFIFOTM WITH BUS-MATCHING

4,096 x 36

8,192 x 36

IDT723663

IDT723673

COMMERCIAL TEMPERATURE RANGE

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

FEATURES

••••• Memory storage capacity:

IDT723663

–

4,096 x 36

IDT723673

–

8,192 x 36

••••• Clock frequencies up to 83 MHz (8 ns access time)

••••• Clocked FIFO buffering data from Port A to Port B

••••• IDT Standard timing (using EF and FF) or First Word Fall

Through Timing (using OR and IR flag functions)

••••• Programmable Almost-Empty and Almost-Full flags; each has

five default offsets (8, 16, 64, 256 and 1,024)

••••• Serial or parallel programming of partial flags

••••• Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits

(byte)

••••• Big- or Little-Endian format for word and byte bus sizes

••••• Retransmit Capability

••••• Reset clears data and configures FIFO, Partial Reset clears data

but retains configuration settings

••••• Mailbox bypass registers for each FIFO

••••• Free-running CLKA and CLKB may be asynchronous or

coincident (simultaneous reading and writing of data on a single

clock edge is permitted)

••••• Easily expandable in width and depth

••••• Auto power down minimizes power dissipation

••••• Available in a space-saving 128-pin Thin Quad Flatpack (TQFP)

••••• Pin compatible with the lower density parts, IDT723633/723643

••••• Industrial temperature range (–40

°°°°°C to +85°°°°°C) is available

••••• Green parts available, see ordering information

FUNCTIONAL BLOCK DIAGRAM

Mail 1

Register

Programmable Flag

Offset Registers

Status Flag

Logic

EF/OR

AE

36

FF/IR

AF

36

Timing

Mode

FWFT

A0-A35

FS2

FS0/SD

FS1/

SEN

B0-B35

Write

Pointer

Read

Pointer

Mail 2

Register

MBF2

CLKB

CSB

W/RB

ENB

MBB

BE

BM

SIZE

Port-B

Control

Logic

13

5610 drw01

RAM ARRAY

4,096 x 36

8,192 x 36

CLKA

CSA

W/

RA

ENA

MBA

Port-A

Control

Logic

FIFO1

Mail1,

Mail2,

Reset

Logic

RS1

MBF1

36

PRS

36

36

RS2

36

FIFO

Retransmit

Logic

RT

RTM