| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SH32F2601P/032PR bảng dữ liệu(PDF) 57 Page - SINOWEALTH Electronic Ltd |
|
|
|||||||||||||||||||||||||||||
SH32F2601P/032PR bảng dữ liệu(HTML) 57 Page - SINOWEALTH Electronic Ltd |
|
57 / 370 page ![]() SH32F2601 57 10.3.1 Clock Control Register (RCC_CR) Offset Address: 0x0000 Reset Value: 0x0000 0000 b31 b30 b29 b28 b27 b26 b25 b24 b23 b22 b21 b20 b19 b18 b17 b16 Reserved - 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 Reserved CSM ON PLL RDY PLL ON HSE RDY HSE ON SWS[1:0] SW[1:0] - RW RO RW RO RW RO RW 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit Symbol Description 31 ~ 9 Reserved - 8 CSMON CSM Clock detection Enable Bit 0: CSM Disable 1: CSM Enable 7 PLLRDY PLL clock ready flag After the PLL is locked, it is set to '1' by hardware. 0: PLL is not locked 1: PLL is locked 6 PLLON PLL enable Set to '1' by software or cleared to enable or disable PLL This bit cannot be cleared when PLL clock is used as the system clock. 0: PLL is disabled 1: PLL is enabled 5 HSERDY External high frequency oscillator ready flag Set to 1 by hardware to indicate that the external high frequency oscillator is stabilized.After the HSEON bit is cleared, this bit requires 6 external 4-12MHz clock cycles to be cleared. 0: External 4-12MHz clock is not ready 1: External 4-12MHz clock is ready Description: This bit is dependent on HSEON and only indicates the external high frequency oscillator ready state. 4 HSEON External high frequency oscillator enable Set to 1 or cleared by software. This bit cannot be cleared when the HSE is used directly or indirectly as the system clock. 0: HSE oscillator is disabled 1: HSE oscillator is enabled 3 ~ 2 SWS[1:0] System clock switch status Set to ‘1’ or cleared by hardware to indicate the system clock source. 00: HSI as the system clock 01: HSE as the system clock 1x: PLL output as system clock 1 ~ 0 SW[1:0] System clock switch Set to ‘1’ or cleared by software to select the system clock source. 00: HSI as the system clock 01: HSE as the system clock 1x: PLL output as system clock |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |