| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
WM8580GEFV bảng dữ liệu(PDF) 61 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8580GEFV bảng dữ liệu(HTML) 61 Page - Wolfson Microelectronics plc |
|
61 / 92 page ![]() Product Preview WM8580 w PP Rev 1.0 March 2006 61 STATUS FLAGS There are several status flags generated by the S/PDIF Receiver, described below. FLAG DESCRIPTION VISIBILITY UNLOCK Indicates that the S/PDIF Clock Recovery circuit is unlocked, or the incoming S/PDIF signal is not present. 0 = Locked onto incoming S/PDIF stream. 1 = Not locked to the incoming S/PDIF stream, or incoming stream is not present. S/PDIF Status Register, GPO pins, SWMODE pin (when in hardware mode) INVALID Indicates that recovered S/PDIF data is marked as invalid. 0 = Data marked as valid 1 = Data marked as invalid Interrupt Status Register TRANS_ERR Indicates that recovered S/PDIF frame has parity errors or bi-phase encoding errors, or that sub-frames were recovered out of sequence 0 = No data errors or bi-phase encoding errors detected and sub- frame sequence correct 1 = Data errors or bi-phase encoding errors detected or subframe sequence incorrect (missing preamble) Interrupt Status Register AUDIO_N Recovered Channel Status bit-1. 0 = Data word represents audio PCM samples. 1 = Data word does not represent audio PCM samples. Channel Status Register, S/PDIF Status Register PCM_N Indicates that non-audio code (defined in IEC-61937) has been detected. 0 = Sync code not detected. 1 = Sync code detected – received data is not audio PCM. S/PDIF Status Register CPY_N Recovered Channel Status bit-2 (active low) 0 = Copyright is asserted for this data. 1 = Copyright is not asserted for this data. Channel Status Register, S/PDIF Status Register, GPO pins DEEMPH Recovered Channel Status bit-3 0 = Recovered S/PDIF data has no pre-emphasis. 1 = Recovered S/PDIF data has pre-emphasis Channel Status Register, S/PDIF Status Register, GPO pins REC_FREQ[1:0] Indicates recovered S/PDIF sample rate. 00 = 192kHz 01 = 96kHz / 88.2kHz 10 = 48kHz / 44.1kHz 11 = 32kHz S/PDIF Status Register INTB Interrupt signal (see section Interrupt Generation) GPO pins V Recovered validity-bit for current sub-frame GPO pins U Recovered user-bit for current sub-frame GPO pins C Recovered channel-bit for current sub-frame GPO pins P Recovered parity-bit for current sub-frame GPO pins SFRM_CLK Indicates current sub-frame: 1 = Sub-frame A 0 = Sub-frame B GPO pins 192BLK Indicates start of 192 frame-block. High for duration of frame-0. GPO pins CSUD Indicates that the 192 frame-block of channel status data has updated. GPO pins REC_FREQ192 Indicates that the recovered S/PDIF clock frequency is 192kHz GPO pins ZFLAG Indicates ‘zero-detection’ in DACs. See page 45 for more details MUTE pin, GPO pins NON_AUDIO Logical OR of PCM_N and AUDIO_N GPO pins, SDO pin (when in hardware mode) Table 60 Status Flag Description |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |