AT45DB021E datasheet(19/74 Pages) DIALOG

19 / 74 page

AT45DB021E

DS-AT45DB021E—8789J—03/2021

Table 7-2.

Sector Erase Addressing

7.9

Chip Erase

The Chip Erase command allows the entire main memory array to be erased at one time.

To execute the Chip Erase command, a four-byte command sequence of C7h, 94h, 80h, and 9Ah must be clocked

into the device. Since the entire memory array is to be erased, no address bytes need to be clocked into the

device, and any data clocked in after the opcode are ignored. After the last bit of the opcode sequence has been

clocked in, the CS pin must be deasserted to start the erase process. The erase operation is internally self-timed

and takes place in a time of tCE. During this time, the RDY/BUSY bit in the Status Register indicates that the device

is busy.

The Chip Erase command does not affect sectors that are protected or locked down; the contents of those sectors

remain unchanged. Only those sectors that are not protected or locked down are erased.

The WP pin can be asserted while the device is erasing, but protection is not activated until the internal erase cycle

completes.

The device also incorporates an intelligent erase algorithm that can detect when a byte location fails to erase

properly. If an erase error arises, it is indicated by the EPE bit in the Status Register.

Table 7-3.

Chip Erase Command

Figure 7-1. Chip Erase Timing

PA9/A17

PA8/A16

PA7/A15

PA6/A14

PA5/A13

PA4/A12

PA3/A11

PA2/A10

PA1/A9

PA0/A8

Sector



Command

Byte 1

Byte 2

Byte 3

Byte 4

Chip Erase

C7h

94h

80h

9Ah

C7h

94h

80h

9Ah

Each transition represents eight bits

AT45DB021E bảng dữ liệu(PDF) 19 Page - Dialog Semiconductor

AT45DB021E bảng dữ liệu(HTML) 19 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

bảng dữ liệu tải về

Link URL