JS28F320J3A-150 datasheet(55/72 Pages) INTEL

55 / 72 page

256-Mbit J3 (x8/x16)

Datasheet

A.5

System Interface Information

The following device information can optimize system interface software.

A.6

Device Geometry Definition

This field provides critical details of the flash device geometry.

0000h means no second vendor-specified algorithm exists

18:

--00

19h

Secondary algorithm Extended Query Table address.

19:

--00

0000h means none exists

1A:

--00

Table 27. CFI Identification (Sheet 2 of 2)

Offset

Length

Description

Add.

Hex

Code

Value

Table 28. System Interface Information

Offset

Length

Description

Add.

Hex

Code

Value

1Bh

VCC logic supply minimum program/erase voltage

bits 0–3 BCD 100 mV

bits 4–7 BCD volts

1B:

--27

2.7 V

1Ch

VCC logic supply maximum program/erase voltage

bits 0–3 BCD 100 mV

bits 4–7 BCD volts

1C:

--36

3.6 V

1Dh

VPP [programming] supply minimum program/erase voltage

bits 0–3 BCD 100 mV

bits 4–7 HEX volts

1D:

--00

0.0 V

1Eh

VPP [programming] supply maximum program/erase voltage

bits 0–3 BCD 100 mV

bits 4–7 HEX volts

1E:

--00

0.0 V

1Fh

“n” such that typical single word program time-out = 2n µs

1F:

--08

256 µs

20h

“n” such that typical max. buffer write time-out = 2n µs

20:

--08

256 µs

21h

“n” such that typical block erase time-out = 2n ms

21:

--0A

1 s

22h

“n” such that typical full chip erase time-out = 2n ms

22:

--00

23h

“n” such that maximum word program time-out = 2n times

typical

23:

--04

2 ms

24h

“n” such that maximum buffer write time-out = 2n times typical

24:

--04

2 ms

25h

“n” such that maximum block erase time-out = 2n times typical

25:

--04

16 s

26h

“n” such that maximum chip erase time-out = 2n times typical

26:

--00

Table 29. Device Geometry Definition (Sheet 1 of 2)

Offset

Length

Description

Code See Table

Below

27h

“n” such that device size = 2n in number of bytes

27:

28h

Flash device interface: x8 async x16 async x8/x16 async

28:

--02

x8/

x16

28:00,29:00 28:01,29:00 28:02,29:00

29:

--00

2Ah

“n” such that maximum number of bytes in write buffer = 2n

2A:

--05

2B:

--00

JS28F320J3A-150 bảng dữ liệu(PDF) 55 Page - Intel Corporation

JS28F320J3A-150 bảng dữ liệu(HTML) 55 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

bảng dữ liệu tải về

Link URL