công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

LPC5410X bảng dữ liệu(PDF) 68 Page - NXP Semiconductors

tên linh kiện LPC5410X
Giải thích chi tiết về linh kiện  32-bit ARM Cortex-M4/M0 MCU; 104 kB SRAM; 512 kB flash, 3 x I2C, 2 x SPI, 4 x USART, 32-bit counter/ timers, SCTimer/PWM, 12-bit 5.0 Msamples/sec ADC
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC5410X bảng dữ liệu(HTML) 68 Page - NXP Semiconductors

Back Button LPC5410X Datasheet HTML 64Page - NXP Semiconductors LPC5410X Datasheet HTML 65Page - NXP Semiconductors LPC5410X Datasheet HTML 66Page - NXP Semiconductors LPC5410X Datasheet HTML 67Page - NXP Semiconductors LPC5410X Datasheet HTML 68Page - NXP Semiconductors LPC5410X Datasheet HTML 69Page - NXP Semiconductors LPC5410X Datasheet HTML 70Page - NXP Semiconductors LPC5410X Datasheet HTML 71Page - NXP Semiconductors LPC5410X Datasheet HTML 72Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 95 page
background image
LPC5410x
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2019. All rights reserved.
Product data sheet
Rev. 2.11 — 19 September 2019
68 of 95
NXP Semiconductors
LPC5410x
32-bit ARM Cortex-M4/M0+ microcontroller
[1]
Based on characterization; not tested in production.
11.12 SCTimer/PWM output timing
USART slave (in synchronous mode) 2.7V
 VDD  3.6 V
tsu(D)
data input set-up time
CCLK = 1 MHz to 12 MHz
21
-
ns
CCLK = 48 MHz to 60 MHz
5
-
ns
CCLK = 96 MHz
4
-
ns
th(D)
data input hold time
CCLK = 1 MHz to 12 MHz
0
-
ns
CCLK = 48 MHz to 60 MHz
0
-
ns
CCLK = 96 MHz
0
-
ns
tv(Q)
data output valid time
CCLK = 1 MHz to 12 MHz
37
62
ns
CCLK = 48 MHz to 60 MHz
22
25
ns
CCLK = 96 MHz
19
21
ns
Fig 23. USART timing
Table 28.
USART dynamic characteristics[1]
Tamb = 40 C to 105 C; 1.62 V  VDD  3.6 V; CL = 30 pF balanced loading on all pins; SLEW =
standard mode. Parameters sampled at the 50% level of the falling or rising edge.
Symbol Parameter
Conditions
Min
Max
Unit
Un_SCLK (CLKPOL = 0)
TXD
RXD
Tcy(clk)
tsu(D) th(D)
tv(Q)
START
BIT0
tvQ)
Un_SCLK (CLKPOL = 1)
START
BIT0
BIT1
BIT1
aaa-015074
Table 29.
SCTimer/PWM output dynamic characteristics
Tamb = 40 C to 105 C; 1.62 V  VDD  3.6 V CL = 30 pF. Simulated skew (over process, voltage,
and temperature) of any two SCT fixed-pin output signals; sampled at 10 % and 90 % of the signal
level; values guaranteed by design.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tsk(o)
output skew time
-
-
-
3.0
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com