| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
LPC5410X bảng dữ liệu(PDF) 6 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC5410X bảng dữ liệu(HTML) 6 Page - NXP Semiconductors |
|
6 / 95 page ![]() LPC5410x All information provided in this document is subject to legal disclaimers. © NXP B.V. 2019. All rights reserved. Product data sheet Rev. 2.11 — 19 September 2019 6 of 95 NXP Semiconductors LPC5410x 32-bit ARM Cortex-M4/M0+ microcontroller The LPC5410x LQFP64 package has the following top-side marking: • First line: LPC5410xJyyy – x: 2 = dual core (M4, M0+), 1 = single core (M4) – yyy: flash size • Second line: BD64 • Third line: xxxxxxxxxxxx • Fourth line: xxxyywwx[R]z – yyww: Date code with yy = year and ww = week. – xR = boot code version and device revision. The LPC5410x WLCSP49 package has the following top-side marking: • First line: LPC5410x – x: 2 = dual core (M4, M0+), 1 = single core (M4) • Second line: JxxxUK49 – xxx: flash size • Third line: xxxxxxxx • Fourth line: xxxyyww – yyww: Date code with yy = year and ww = week. • Fifth line: xxxxx • Sixth line: NXP x[R]z – xR = boot code version and device revision. Table 3. Device revision table Revision identifier (R) Revision description ‘1B’ Initial device revision with boot code version 17.1. ‘1C’ Second device revision with boot code version 17.1. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |