công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

XRT75VL00D bảng dữ liệu(PDF) 40 Page - Exar Corporation

tên linh kiện XRT75VL00D
Giải thích chi tiết về linh kiện  E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  EXAR [Exar Corporation]
Trang chủ  http://www.exar.com
Logo EXAR - Exar Corporation

XRT75VL00D bảng dữ liệu(HTML) 40 Page - Exar Corporation

Back Button XRT75VL00D Datasheet HTML 36Page - Exar Corporation XRT75VL00D Datasheet HTML 37Page - Exar Corporation XRT75VL00D Datasheet HTML 38Page - Exar Corporation XRT75VL00D Datasheet HTML 39Page - Exar Corporation XRT75VL00D Datasheet HTML 40Page - Exar Corporation XRT75VL00D Datasheet HTML 41Page - Exar Corporation XRT75VL00D Datasheet HTML 42Page - Exar Corporation XRT75VL00D Datasheet HTML 43Page - Exar Corporation XRT75VL00D Datasheet HTML 44Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 92 page
background image
XRT75VL00D
E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
REV. 1.0.3
35
dejittered clock. When the FIFO is within two bits of overflowing or underflowing, the FIFO limit status bit, FL is
set to “1” in the Alarm status register. Reading this bit clears the FIFO and resets the bit into default state.
NOTE: It is recommended to select the 16-bit FIFO for delay-sensitive applications as well as for removing smaller amounts
of jitter.
Table 13 specifies the jitter transfer mask requirements for various data rates:
The jitter attenuator within the XRT75VL00D meets the latest jitter attenuation specifications and/or jitter
transfer characteristics as shown in the Figure 24.
7.0
SERIAL HOST INTERFACE:
A flexible serial microprocessor interface is incorporated in the XRT75VL00D. The interface is generic and is
designed to support the common microprocessors/microcontrollers. The XRT75VL00D operates in Host mode
when the HOST/HW pin is tied “High”. The serial interface includes a serial clock (SClk), serial data input
(SDI), serial data output (SDO), chip select (CS) and interrupt output (INT). The serial interface timing is shown
in Figure 11.
The active low interrupt output signal (INT pin) indicates alarm conditions like LOS, DMO and FL to the
processor.
TABLE 13: JITTER TRANSFER PASS MASKS
RATE
(KBITS)
MASK
F1
(HZ)
F2
(HZ)
F3
(HZ)
F4
(KHZ)
A1(dB)
A2(dB)
34368
G.823
ETSI-TBR-24
100
300
3K
800K
0.5
-19.5
44736
GR-499, Cat I
GR-499, Cat II
GR-253 CORE
10
10
10
10k
56.6k
40
-
-
-
15k
300k
15k
0.1
0.1
0.1
-
-
-
51840
GR-253 CORE
10
40k
-
400k
0.1
-
FIGURE 24. JITTER TRANSFER REQUIREMENTS AND JITTER ATTENUATOR PERFORMANCE
F1
A1
F2
J IT T E R F R E Q UE NCY (k Hz )
A2
F3
F4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com