công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

SAF-C161PI bảng dữ liệu(PDF) 49 Page - Infineon Technologies AG

tên linh kiện SAF-C161PI
Giải thích chi tiết về linh kiện  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  INFINEON [Infineon Technologies AG]
Trang chủ  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

SAF-C161PI bảng dữ liệu(HTML) 49 Page - Infineon Technologies AG

Back Button SAF-C161PI Datasheet HTML 45Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 46Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 47Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 48Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 49Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 50Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 51Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 52Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 53Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 400 page
background image
&3,
7KH &HQWUDO 3URFHVVLQJ 8QLW &38
User’s Manual
4-1
1999-08
4
The Central Processing Unit (CPU)
Basic tasks of the CPU are to fetch and decode instructions, to supply operands for the
arithmetic and logic unit (ALU), to perform operations on these operands in the ALU, and
to store the previously calculated results. As the CPU is the main engine of the C161PI
controller, it is also affected by certain actions of the peripheral subsystem.
Since a four stage pipeline is implemented in the C161PI, up to four instructions can be
processed in parallel. Most instructions of the C161PI are executed in one machine cycle
(2 CPU clock periods) due to this parallelism.
This chapter describes how the pipeline works for sequential and branch instructions in
general, and which hardware provisions have been made to speed the execution of jump
instructions in particular. The general instruction timing is described including standard
and exceptional timing.
While internal memory accesses are normally performed by the CPU itself, external
peripheral or memory accesses are performed by a particular on-chip External Bus
Controller (EBC), which is automatically invoked by the CPU whenever a code or data
address refers to the external address space.
Figure 4-1
CPU Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com