công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD9929BBCZ bảng dữ liệu(PDF) 22 Page - Analog Devices

tên linh kiện AD9929BBCZ
Giải thích chi tiết về linh kiện  CCD Signal Processor with Precision Timing Generator
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD9929BBCZ bảng dữ liệu(HTML) 22 Page - Analog Devices

Back Button AD9929BBCZ Datasheet HTML 18Page - Analog Devices AD9929BBCZ Datasheet HTML 19Page - Analog Devices AD9929BBCZ Datasheet HTML 20Page - Analog Devices AD9929BBCZ Datasheet HTML 21Page - Analog Devices AD9929BBCZ Datasheet HTML 22Page - Analog Devices AD9929BBCZ Datasheet HTML 23Page - Analog Devices AD9929BBCZ Datasheet HTML 24Page - Analog Devices AD9929BBCZ Datasheet HTML 25Page - Analog Devices AD9929BBCZ Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 64 page
background image
AD9929
Rev. A | Page 22 of 64
ANALOG FRONT END DESCRIPTION AND
OPERATION
The AD9929 AFE signal processing chain is shown in Figure 13.
Each processing step is essential in achieving a high quality
image from the raw CCD pixel data. Registers for the AD9929
AFE section are listed in Table 14.
Table 14. AFE Registers
Register
Name
Bit
Width
Register Type
Description
VGAGAIN
10
Control (Address 0x0E)
VGA Gain
REFBLACK
6
Control (Address 0x04)
Black Clamp
Level
AFESTBY
1
Control (Address 0x05)
AFE Standby
DC Restore
To reduce the large dc offset of the CCD output signal, a dc-
restore circuit is used with an external 0.1 µF series coupling
capacitor. This restores the dc level of the CCD signal to
approximately 1.5 V, to be compatible with the 3 V analog
supply of the AD9929.
Correlated Double Sampler
The CDS circuit samples each CCD pixel twice to extract the
video information and reject low frequency noise. The timing
shown in Figure 16 illustrates how the two internally generated
CDS clocks, SHP and SHD, are used to sample the reference and
data levels, respectively, of the CCD signal. The placement of the
SHP and SHD sampling edges is determined by the setting of
the SHPLOC (Address 0x02) and SHDLOC (Address 0x02)
registers. Placement of these two clock edges is critical in
achieving the best performance from the CCD.
6dB TO 40dB
CCDIN
DIGITAL
FILTER
CLPOB
DC RESTORE
OPTICAL BLACK
CLAMP
ADC
VGA
8-BIT
DAC
CLAMP LEVEL
REGISTER
VGA GAIN
REGISTER
10
CDS
INTERNAL
VREF
2V FULL
SCALE
12
PRECISION
TIMING
GENERATION
V-H
TIMING
GENERATION
SHP
SHD
1.5V
OUTPUT
DATA
LATCH
REFT
REFB
DOUT
PHASE
SHP
SHD
DOUT
PHASE
CLPOB
1.0V
2.0V
DOUT
8
1.0
µF
1.0
µF
0.1
µF
Figure 13. AFE Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com