NUC505-YO2G datasheet(70/130 Pages) NUVOTON

70 / 130 page

NUC505

July. 26, 2018

Page 70 of 130

Rev.1.08

─

Banked Stack Pointer (SP).

─

Hardware integer divide instructions, SDIV and UDIV.

─

Handler and Thread modes.

─

Thumb and Debug states.

─

Support for interruptible-continued instructions LDM, STM, PUSH, and POP for

low interrupt latency.

─

Automatic processor state saving and restoration for low latency Interrupt Service

Routine (ISR) entry and exit.

─

Support for ARMv6 big-endian byte-invariant or little-endian accesses.

─

Support for ARMv6 unaligned accesses.

 Floating Point Unit (FPU) in the Cortex

® -M4F processor providing:

─

32-bit instructions for single-precision (C float) data-processing operations.

─

Combined Multiply and Accumulate instructions for increased precision (Fused

MAC).

─

Hardware support for conversion, addition, subtraction, multiplication with optional

accumulate, division, and square-root.

─

Hardware support for denormals and all IEEE rounding modes.

─

32 dedicated 32-bit single precision registers, also addressable as 16 double-word

registers.

─

Decoupled three-stage pipeline.

 Nested Vectored Interrupt Controller (NVIC) closely integrated with the processor core to

achieve low latency interrupt processing. Features include:

─

External interrupts. Configurable from 1 to 240; the NUC505 has been configured

with 32 interrupts.

─

Bits of priority, configurable from bit 3 to bit 7.

─

Dynamic reprioritization of interrupts.

─

Supports priority grouping which enables selection of preempting interrupt levels

and non-preempting interrupt levels.

─

Supports tril-chaining and late arrival of interrupts, which enables back-to- back

interrupt processing without the overhead of state saving and restoration between

interrupts.

─

Processor state automatically saved on interrupt entry, and restored on interrupt

exit with on instruction overhead.

─

Supports Wake-up Interrupt Controller (WIC) with Power-down mode.

 Memory Protection Unit (MPU). An optional MPU for memory protection, including:

─

Eight memory regions.

─

Sub Region Disable (SRD), enabling efficient use of memory regions.

─

The ability to enable a background region that implements the default memory

map attributes.

 Low-cost debug solution that features:

NUC505-YO2G bảng dữ liệu(PDF) 70 Page - Nuvoton Technology Corporation

NUC505-YO2G bảng dữ liệu(HTML) 70 Page - Nuvoton Technology Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL