AD9523BCPZ datasheet(14/60 Pages) AD

14 / 60 page

AD9523

Data Sheet

Rev. D | Page 14 of 60

No.

Mnemonic

Type1

Description

OUT6

Complementary Square Wave Clocking Output 6. This pin can be configured as one side of

a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

OUT6

Square Wave Clocking Output 6. This pin can be configured as one side of a differential LVPECL/

LVDS/HSTL output or as a single-ended CMOS output.

VDD1.8_OUT[6:7]

1.8 V Supply for Output 6 and Output 7 Clock Dividers.

OUT5

Complementary Square Wave Clocking Output 5. This pin can be configured as one side of

a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

OUT5

Square Wave Clocking Output 5. This pin can be configured as one side of a differential LVPECL/

LVDS/HSTL output or as a single-ended CMOS output.

VDD3_OUT[4:5]

3.3 V Supply for Output 4 and Output 5 Clock Drivers.

OUT4

Complementary Square Wave Clocking Output 4. This pin can be configured as one side of

a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

OUT4

Square Wave Clocking Output 4. This pin can be configured as one side of a differential LVPECL/

LVDS/HSTL output or as a single-ended CMOS output.

VDD1.8_OUT[4:5]

1.8 V Supply for Output 4 and Output 5 Clock Dividers.

STATUS1/SP1

I/O

Lock Detect and Other Status Signals (STATUS1)/I2C Address (SP1). This pin has an internal 40 kΩ pull-

down resistor.

STATUS0/SP0

I/O

Lock Detect and Other Status Signals (STATUS0)/I2C Address (SP0). This pin has an internal 40 kΩ pull-

down resistor.

EEPROM_SEL

EEPROM Select. Setting this pin high selects the register values stored in the internal EEPROM to be

loaded at reset and/or power-up. Setting this pin low causes the AD9523 to load the hard-coded

default register values at power-up/reset. This pin has an internal 40 kΩ pull-down resistor.

OUT3

Complementary Square Wave Clocking Output 3. This pin can be configured as one side of

a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

OUT3

Square Wave Clocking Output 3. This pin can be configured as one side of a differential LVPECL/

LVDS/HSTL output or as a single-ended CMOS output.

VDD3_OUT[2:3]

3.3 V Supply for Output 2 and Output 3 Clock Drivers.

OUT2

Complementary Square Wave Clocking Output 2. This pin can be configured as one side of

a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

OUT2

Square Wave Clocking Output 2. This pin can be configured as one side of a differential LVPECL/

LVDS/HSTL output or as a single-ended CMOS output.

VDD1.8_OUT[0:3]

1.8 V Supply for Output 0, Output 1, Output 2, and Output 3 Clock Dividers.

OUT1

Complementary Square Wave Clocking Output 1. This pin can be configured as one side of

a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

OUT1

Square Wave Clocking Output 1. This pin can be configured as one side of a differential LVPECL/

LVDS/HSTL output or as a single-ended CMOS output.

VDD3_OUT[0:1]

3.3 V Supply for Output 0 and Output 1 Clock Drivers.

OUT0

Complementary Square Wave Clocking Output 0. This pin can be configured as one side of

a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

OUT0

Square Wave Clocking Output 0. This pin can be configured as one side of a differential LVPECL/

LVDS/HSTL output or as a single-ended CMOS output.

This pin is not connected internally (see Figure 2).

ZD_IN

External Zero Delay Clock Input. Along with ZD_IN, this pin is the differential input for the PLL

reference. Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.

ZD_IN

Complementary External Zero Delay Clock Input. Along with ZD_IN, this pin is the differential input

for the PLL reference. Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.

PLL1_OUT

Single-Ended CMOS Output from PLL1. This pin has settings for weak and strong in Register 0x1BA[4]

(see Table 52).

EP, GND

GND

Exposed Paddle. The exposed paddle is the ground connection on the chip. It must be soldered to

the analog ground of the PCB to ensure proper functionality and heat dissipation, noise, and

mechanical strength benefits.

1 P is power, I is input, O is output, I/O is input/output, P/O is power/output, and GND is ground.

AD9523BCPZ bảng dữ liệu(PDF) 14 Page - Analog Devices

AD9523BCPZ bảng dữ liệu(HTML) 14 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL