AD9523BCPZ datasheet(8/60 Pages) AD

8 / 60 page

AD9523

Data Sheet

Rev. D | Page 8 of 60

TIMING ALIGNMENT CHARACTERISTICS

Table 10.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

OUTPUT TIMING SKEW

Delay off on all outputs; maximum deviation between rising

edges of outputs; all outputs are on, unless otherwise noted

Between Outputs in Same Group1

LVPECL, HSTL, and LVDS

Between LVPECL, HSTL, and LVDS

Outputs

183

CMOS

Between CMOS Outputs

100

300

Single-ended true phase high-Z mode

Mean Delta Between Groups1

Adjustable Delay

Steps

Resolution step; for example, 8 × 0.5/1 GHz

Resolution Step

500

½ period of 1 GHz

Zero Delay

Between Input Clock Edge on REFA or

REFB to ZD_IN Input Clock Edge,

External Zero Delay Mode

150

500

PLL1 settings: PFD = 7.68 MHz, ICP = 63.5 µA, RZERO = 10 kΩ,

antibacklash pulse width is at maximum, BW = 40 Hz, REFA

and ZD_IN are set to differential mode

1 There are three groups of outputs. They are as follows: the top outputs group: OUT0, OUT1, OUT2, OUT3; the right outputs group: OUT4, OUT5, OUT6, OUT7, OUT8,

OUT9; and the bottom outputs group: OUT10, OUT11, OUT12, OUT13.

JITTER AND NOISE CHARACTERISTICS

Table 11.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

OUTPUT ABSOLUTE RMS TIME JITTER

Application example based on a typical setup (see Table 3);

f = 122.88 MHz

LVPECL Mode, HSTL Mode, LVDS Mode

125

Integrated BW = 200 kHz to 5 MHz

136

Integrated BW = 200 kHz to 10 MHz

169

Integrated BW = 12 kHz to 20 MHz

212

Integrated BW = 10 kHz to 61 MHz

223

Integrated BW = 1 kHz to 61 MHz

PLL2 CHARACTERISTICS

Table 12.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

VCO (ON CHIP)

Frequency Range

3600

4000

MHz

Gain

MHz/V

PLL2 FIGURE OF MERIT (FOM)

−226

dBc/Hz

MAXIMUM PFD FREQUENCY

Antibacklash Pulse Width

High is the initial PLL2 antibacklash pulse

width setting. The user must program

the antibacklash pulse width to the setting

defined in Register 0x0F2[3:2] and Table 47.

Minimum

259

MHz

Low

200

MHz

High

135

MHz

Maximum

MHz

AD9523BCPZ bảng dữ liệu(PDF) 8 Page - Analog Devices

AD9523BCPZ bảng dữ liệu(HTML) 8 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL