AD9523BCPZ datasheet(58/60 Pages) AD

58 / 60 page

AD9523

Data Sheet

Rev. D | Page 58 of 60

Address

Bits

Bit Name

Description

0x232

[7:5]

Reserved

Reserved.

Enable STATUS_EEPROM

on STATUS0 pin

Enables the EEPROM status on the STATUS0 pin.

1: enable status.

STATUS1 pin divider

enable

Enables a divide-by-4 on the STATUS1 pin, allowing dynamic signals to be viewed at a lower

frequency (such as the PFD input clocks). Not to be used with dc states on the status pins,

which occur when the settings of Register 0x231[5:0] are in the range of 000000 to 001111.

1: enabled.

0: disabled.

STATUS0 pin divider

enable

Enables a divide-by-4 on the STATUS0 pin, allowing dynamic signals to be viewed at a lower

frequency (such as the PFD input clocks). Not to be used with dc states on the status pins,

which occur when the settings of Register 0x230[5:0] are in the range of 000000 to 001111.

1: enable.

0: disable.

Reserved

Reserved.

Sync dividers

(manual control)

Set bit to put dividers in sync; clear bit to release. Functions like SYNC pin low.

1: sync.

0: normal.

Table 56. Power-Down Control

Address

Bits

Bit Name

Description

0x233

[7:3]

Reserved

Reserved.

PLL1 power-down

1: power-down (default).

0: normal operation.

PLL2 power-down

1: power-down (default).

0: normal operation.

Distribution power-

down

Powers down the distribution.

1: power-down (default).

0: normal operation.

Table 57. Update All Registers

Address

Bits

Bit Name

Description

0x234

[7:1]

Reserved

Reserved.

IO_UPDATE

This bit must be set to 1 to transfer the contents of the buffer registers into the active registers,

which happens on the next SCLK rising edge. This bit is self-clearing; that is, it does not have

to be set back to 0.

1 (self-clearing): update all active registers to the contents of the buffer registers.

EEPROM Buffer (Address 0xA00 to Address 0xA16)

Table 58. EEPROM Buffer Segment

Address

Bits

Bit Name

Description

0xA00

0xA16

[7:0]

EEPROM Buffer

Segment Register 1 to

EEPROM Buffer

Segment Register 23

The EEPROM buffer segment section stores the starting address and number of bytes that are

to be stored and read back to and from the EEPROM. Because the register space is noncontiguous,

the EEPROM controller needs to know the starting address and number of bytes in the register

space to store and retrieve from the EEPROM. In addition, there are special instructions for the

EEPROM controller: operational codes (that is, IO_UPDATE and end-of-data) that are also stored in

the EEPROM buffer segment. The on-chip default setting of the EEPROM buffer segment

registers is designed such that all registers are transferred to/from the EEPROM, and an IO_UPDATE

is issued after the transfer (see the Programming the EEPROM Buffer Segment section).

AD9523BCPZ bảng dữ liệu(PDF) 58 Page - Analog Devices

AD9523BCPZ bảng dữ liệu(HTML) 58 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL