CS43L36 datasheet(63/89 Pages) CIRRUS

63 / 89 page

DS1081F3

CS43L36

7.2 Power Down and Headset Detects

7.2.3

Power Down Control 3

Address 0x1103

R/W

—

VPMON_PDNB

—

Default

Bits

Name

Description

7:3

—

Reserved

2VPMON_

PDNB

VPMON power down. VP monitor is described in Section 4.9.1.

0 (Default) Power down VPMON.

1 Power up VPMON.

1:0

—

Reserved

7.2.4

Oscillator Switch Control

Address 0x1107

R/W

765

—

SCLK_PRESENT

Default

000

Bits

Name

Description

7:1

—

Reserved

0SCLK_

PRESENT

SCLK present. Used to select the internal MCLK source. See Section 4.4 for programming details.

0→1 transition starts switch from RCO to selected internal MCLK (SCLK must be running first).

1→0 transition starts switch from selected internal MCLK to RCO (SCLK must keep running during transition).

0 (Default) SCLK may be present, but the internal MCLK is sourced from the RCO.

1 SCLK is present and the internal MCLK is sourced from the SCLK pin.

7.2.5

Oscillator Switch Status

Address 0x1109

R/O

—

OSC_PDNB_STAT

OSC_SW_SEL_STAT

Default

Bits

Name

Description

7:3

—

Reserved

2OSC_

PDNB_STAT

RCO power-down status. Indicates the RCO power state. See Section 4.4 for programming details.

0 RCO powered down

1 (Default) RCO powered up

1:0

OSC_SW_

SEL_STAT

RCO switch status. Indicates the RCO oscillator switch status. See Section 4.4 for programming details.

00 In transition

01 (Default) RCO selected for internal MCLK

10–11Reserved

7.2.6

Tip Sense Control 1

Address 0x1113

R/W

6543210

TS_INV

—

TS_FALL_DBNCE_TIME

TS_RISE_DBNCE_TIME

Default

0011011

Bits

Name

Description

TS_INV

Tip sense raw signal invert. Used to invert the raw signal from the tip-sense circuit. Reverses the meaning of TS_

UNPLUG_DBNC and TS_PLUG_DBNC (see p. 64).

0 (Default) Not inverted

1 Inverted

—

Reserved

5:3

TS_FALL_

DBNCE_TIME

Tip sense falling debounce time. Section 4.8.3 gives programming details.

000 0 ms

001 125 ms

010 250 ms

011 (Default) 500 ms

100 750 ms

101 1.0 s

110 1.25 s

111 1.5 s

2:0

TS_RISE_

DBNCE_TIME

Tip sense rising debounce time. Section 4.8.3 gives programming details.

000 0 ms

001 125 ms

010 250 ms

011 (Default) 500 ms

100 750 ms

101 1.0 s

110 1.25 s

111 1.5 s

CS43L36 bảng dữ liệu(PDF) 63 Page - Cirrus Logic

CS43L36 bảng dữ liệu(HTML) 63 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

bảng dữ liệu tải về

Link URL