| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AR0134CSSC00SUEAD bảng dữ liệu(PDF) 12 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
AR0134CSSC00SUEAD bảng dữ liệu(HTML) 12 Page - ON Semiconductor |
|
12 / 29 page ![]() AR0134CS www.onsemi.com 12 Single READ from Random Location This sequence (Figure 8) starts with a dummy WRITE to the 16-bit address that is to be used for the READ. The master terminates the WRITE by generating a restart condition. The master then sends the 8-bit read slave address/data direction byte and clocks out one byte of register data. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. Figure 8 shows how the internal register address maintained by the AR0134CS is loaded and incremented as the sequence proceeds. Figure 8. Single READ from Random Location Previous Reg Address, N Reg Address, M M+1 S0 1 P A Sr Slave Ad- dress Reg Address[15:8] Reg Address[7:0] Slave Address S = Start Condition P = Stop Condition Sr = Restart Condition A = Acknowledge A = No-acknowledge Slave to Master Master to Slave A A A A Read Data Single READ from Current Location This sequence (Figure 9) performs a read using the current value of the AR0134CS internal register address. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. The figure shows two independent READ sequences. Figure 9. Single READ from Current Location Previous Reg Address, N Reg Address, N+1 N+2 S1 Slave Address A Read Data S1 P Slave Address AA Read Data P A Sequential READ, Start from Random Location This sequence (Figure 10) starts in the same way as the single READ from random location (Figure 8). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until “L” bytes have been read. Figure 10. Sequential READ, Start from Random Location Previous Reg Address, N Reg Address, M S0 Slave Address A A Reg Address[15:8] P A M+1 A A A 1 Sr Reg Address[7:0] Read Data Slave Address M+L M+L−1 M+L−2 M+1 M+2 M+3 A Read Data A Read Data A Read Data Read Data |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |