AR0134CSSC00SUEAD datasheet(8/29 Pages) ONSEMI

8 / 29 page

AR0134CS

www.onsemi.com

Table 3. PIN DESCRIPTIONS − 63-BALL IBGA PACKAGE (continued)

Name

Description

Type

iBGA Pin

SLVSC_P

Output

HiSPi serial DDR clock differential P

SLVS2_N

Output

HiSPi serial data, lane 2, differential N

SLVS2_P

Output

HiSPi serial data, lane 2, differential P

VAA

B7, B8

Power

Analog power

EXTCLK

Input

External input clock

VDD_SLVS

Power

HiSPi power (May leave unconnected if parallel interface is used)

SLVS3_N

Output

(Unsupported) HiSPi serial data, lane 3, differential N

SLVS3_P

Output

(Unsupported) HiSPi serial data, lane 3, differential P

DGND

C5, D4, D5, E5, F5, G5, H5

Power

Digital GND

VDD

A6, A7, B6, C6, D6

Power

Digital power

AGND

C7, C8

Power

Analog GND

SADDR

Input

Two-Wire Serial address select

SCLK

Input

Two-Wire Serial clock input

SDATA

I/O

Two-Wire Serial data I/O

VAA_PIX

D7, D8

Power

Pixel power

LINE_VALID

Output

Asserted when DOUT line data is valid

FRAME_VALID

Output

Asserted when DOUT frame data is valid

PIXCLK

Output

Pixel clock out. DOUT is valid on rising edge of this clock

FLASH

Output

Control signal to drive external light sources

VDD_IO

E6, F6, G6, H6, H7

Power

I/O supply power

DOUT8

Output

Parallel pixel data output

DOUT9

Output

Parallel pixel data output

DOUT10

Output

Parallel pixel data output

DOUT11

Output

Parallel pixel data output (MSB)

TEST

Input

Manufacturing test enable pin (connect to DGND)

DOUT4

Output

Parallel pixel data output

DOUT5

Output

Parallel pixel data output

DOUT6

Output

Parallel pixel data output

DOUT7

Output

Parallel pixel data output

TRIGGER

Input

Exposure synchronization input (Connect to DGND if HiSPi interface

is used)

OE_BAR

Input

Output enable (active LOW)

DOUT0

Output

Parallel pixel data output (LSB)

DOUT1

Output

Parallel pixel data output

DOUT2

Output

Parallel pixel data output

DOUT3

Output

Parallel pixel data output

RESET_BAR

Input

Asynchronous reset (active LOW). All settings are restored to factory

default

Reserved

E7, E8, F8

N/A

Reserved (do not connect)

AR0134CSSC00SUEAD bảng dữ liệu(PDF) 8 Page - ON Semiconductor

AR0134CSSC00SUEAD bảng dữ liệu(HTML) 8 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

bảng dữ liệu tải về

Link URL