công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADC31RF80IRMP bảng dữ liệu(PDF) 32 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện ADC31RF80IRMP
Giải thích chi tiết về linh kiện  3-GSPS Telecom Receiver and Feedback Device
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

ADC31RF80IRMP bảng dữ liệu(HTML) 32 Page - Texas Instruments

Back Button ADC31RF80IRMP Datasheet HTML 28Page - Texas Instruments ADC31RF80IRMP Datasheet HTML 29Page - Texas Instruments ADC31RF80IRMP Datasheet HTML 30Page - Texas Instruments ADC31RF80IRMP Datasheet HTML 31Page - Texas Instruments ADC31RF80IRMP Datasheet HTML 32Page - Texas Instruments ADC31RF80IRMP Datasheet HTML 33Page - Texas Instruments ADC31RF80IRMP Datasheet HTML 34Page - Texas Instruments ADC31RF80IRMP Datasheet HTML 35Page - Texas Instruments ADC31RF80IRMP Datasheet HTML 36Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 136 page
background image
V
CM
50
50
CLKINP
100
SYSREFP
SYSREF
Capture
Delay
CLKINM
SYSREFM
Clock Amplitude (vPP)
0.2
1
2
50
100
150
200
250
300
350
D061
fIN = 1 GHz
fIN = 2 GHz
32
ADC31RF80
SBAS860 – AUGUST 2017
www.ti.com
Product Folder Links: ADC31RF80
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Feature Description (continued)
The analog-to-digital converter (ADC) aperture jitter is a function of the clock amplitude applied to the pins.
Figure 88 shows the equivalent aperture jitter for input frequencies at a 1-GHz and a 2-GHz input. Depending on
the clock frequency, a matching circuit can be designed in order to maximize the clock amplitude.
Figure 88. Equivalent Aperture Jitter vs Input Clock Amplitude
8.3.3 SYSREF Input
The SYSREF signal is a periodic signal that is sampled by the ADC31RF80 device clock and is used to align the
boundary of the local multiframe clock inside the data converter. SYSREF is also used to reset critical blocks
[such as the clock divider for the interleaved ADCs, numerically-controlled oscillators (NCOs), decimation filters
and so forth].
The SYSREF input requires external biasing. Furthermore, SYSREF must be established before the SPI
registers are programmed. A programmable delay on the SYSREF input, as shown in Figure 89, is available to
help with skew adjustment when the sampling clock and SYSREF are not provided from the same source.
Figure 89. SYSREF Internal Circuit Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com