DS2148 datasheet(29/75 Pages) DALLAS

29 / 75 page

DS2148/Q48

29 of 75

MCLK SELECTION Table 6-1

MCLK

JAMUX

(CCR1.3)

ETS

(CCR1.7)

2.048MHz

1.544MHz

CCR2 (01H): COMMON CONTROL REGISTER 2

(MSB)

(LSB)

P25S

N/A

SCLD

CLDS

RHBE

THBE

TCES

RCES

SYMBOL

POSITION

DESCRIPTION

P25S

CCR2.7

Pin 25 Select. Forced to logic 0 in hardware mode.

0 = toggles high during a Receive Carrier Loss condition

1 = toggles high if TCLK does not transition for at least 5

ms.

CCR2.6

Not Assigned. Should be set to zero when written to.

SCLD

CCR2.5

Short Circuit Limit Disable (ETS = 0). Controls the 50mA

(rms) current limiter.

0 = enable 50mA current limiter

1 = disable 50mA current limiter

CLDS

CCR2.4

Custom Line Driver Select. Setting this bit to a one will

redefine the operation of the transmit line driver. When this bit

is set to a one and CCR4.5 = CCR4.6 = CCR4.7 = 0, then the

device will generate a square wave at the TTIP and TRING

outputs instead of a normal waveform. When this bit is set to a

one and CCR4.5 = CCR4.6 = CCR4.7

¹ 0, then the device will

force TTIP and TRING outputs to become open drain drivers

instead of their normal push-pull operation. This bit should be

set to zero for normal operation of the device. Contact the

factory for more details on how to use this bit.

RHBE

CCR2.3

Receive HDB3/B8ZS Enable. See figure 3-2.

0 = enable HDB3 (E1)/B8ZS (T1)

1 = disable HDB3 (E1)/B8ZS (T1)

THBE

CCR2.2

Transmit HDB3/B8ZS Enable. See figure 3-3.

0 = enable HDB3 (E1)/B8ZS (T1)

1 = disable HDB3 (E1)/B8ZS (T1)

TCES

CCR2.1

Transmit Clock Edge Select. Selects which TCLK edge to

sample TPOS and TNEG. See figure 3-3.

0 = sample TPOS and TNEG on falling edge of TCLK

1 = sample TPOS and TNEG on rising edge of TCLK

RCES

CCR2.0

Receive Clock Edge Select. Selects which RCLK edge to

update RPOS and RNEG. See figure 3-2.

0 = update RPOS and RNEG on rising edge of RCLK

1 = update RPOS and RNEG on falling edge of RCLK

DS2148 bảng dữ liệu(PDF) 29 Page - Dallas Semiconductor

DS2148 bảng dữ liệu(HTML) 29 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

bảng dữ liệu tải về

Link URL