STM32L100RC datasheet(18/104 Pages) STMICROELECTRONICS

18 / 104 page

Functional overview

STM32L100RC

18/104

DocID024995 Rev 4

The memory protection unit (MPU) improves system reliability by defining the memory

attributes (such as read/write access permissions) for different memory regions. It provides

up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L100RC device is compatible with all ARM

tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L100RC device embeds a nested vectored interrupt controller

able to handle up to 52 maskable interrupt channels (not including the 16 interrupt lines of

ARM® Cortex®-M3) and 16 priority levels.

•

Closely coupled NVIC gives low-latency interrupt processing

•

Interrupt entry vector table address passed directly to the core

•

Closely coupled NVIC core interface

•

Allows early processing of interrupts

•

Processing of late arriving, higher-priority interrupts

•

Support for tail-chaining

•

Processor state automatically saved

•

Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt

latency.

3.3

Reset and supply management

3.3.1

Power supply schemes

•

VDD = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided

externally through VDD pins.

•

VSSA, VDDA = 1.65 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs

and PLL (minimum voltage to be applied to VDDA is 1.8 V when the ADC is used). VDDA

and VSSA must be connected to VDD and VSS, respectively.

3.3.2

Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset

(PDR) that can be coupled with a brownout reset (BOR) circuitry.

The device exists in two versions:

•

The version with BOR activated at power-on operates between 1.8 V and 3.6 V.

•

The other version without BOR operates between 1.65 V and 3.6 V.

After the VDD threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or

not at power-on), the option byte loading process starts, either to confirm or modify default

thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes

1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever

the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the

STM32L100RC bảng dữ liệu(PDF) 18 Page - STMicroelectronics

STM32L100RC bảng dữ liệu(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL