STM32F101XF datasheet(86/117 Pages) STMICROELECTRONICS

86 / 117 page

Electrical characteristics

STM32F101xF, STM32F101xG

86/117

DocID16553 Rev 5

Figure 42. Recommended NRST pin protection

1. The reset network protects the device against parasitic resets.

2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in

Table 50. Otherwise the reset will not be taken into account by the device.

3. The external capacitor on NRST must be placed as close as possible to the device.

5.3.16

TIM timer characteristics

The parameters given in Table 51 are guaranteed by design.

Refer to Section 5.3.13: I/O current injection characteristics for details on the input/output

alternate function characteristics (output compare, input capture, external clock, PWM

output).

Table 51. TIMx(1) characteristics

1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.

Symbol

Parameter

Conditions

Min

Max

Unit

tres(TIM)

Timer resolution time

-1

tTIMxCLK

fTIMxCLK = 36 MHz

27.8

fEXT

Timer external clock

frequency on CH1 to CH4

-0

fTIMxCLK/2

MHz

fTIMxCLK = 36 MHz

018

MHz

ResTIM

Timer resolution

bit

tCOUNTER

16-bit counter clock period

when internal clock is

selected

65536

tTIMxCLK

fTIMxCLK = 36 MHz 0.0278

1820

µs

tMAX_COUNT Maximum possible count

65536 × 65536

tTIMxCLK

fTIMxCLK = 36 MHz

119.2

STM32F101XF bảng dữ liệu(PDF) 86 Page - STMicroelectronics

STM32F101XF bảng dữ liệu(HTML) 86 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL