ST72325AR7-Auto datasheet(178/243 Pages) STMICROELECTRONICS

178 / 243 page

Obsolete

Product(s)

- Obsolete

Product(s)

10-bit A/D converter (ADC)

ST72325xxx-Auto

178/243

Doc ID 13770 Rev 3

17.3.3

Changing the conversion channel

The application can change channels during conversion. When software modifies the

CH[3:0] bits in the ADCCSR register, the current conversion is stopped, the EOC bit is

cleared, and the A/D converter starts converting the newly selected channel.

17.4

Low power modes

Note:

The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced

power consumption when no conversion is needed and between single shot conversions.

17.5

Interrupts

None.

17.6

ADC registers

17.6.1

Control/status register (ADCCSR)

Table 92.

Effect of low power modes on ADC

Mode

Effect

Wait

No effect on A/D converter

Halt

A/D converter disabled.

After wake-up from Halt mode, the A/D converter requires a stabilization time tSTAB (see

Section 19: Electrical characteristics) before accurate conversions can be performed.

ADCCSR

Reset value: 0000 0000 (00h)

543

210

EOC

SPEED

ADON

Reserved

CH[3:0]

Table 93.

ADCCSR register description

Bit

Name

Function

7EOC

End of Conversion

This bit is set by hardware. It is cleared by hardware when software reads the

ADCDRH register or writes to any bit of the ADCCSR register.

0: Conversion is not complete

1: Conversion complete

SPEED

ADC clock selection

This bit is set and cleared by software.

0: fADC = fCPU/4

1: fADC = fCPU/2

ST72325AR7-Auto bảng dữ liệu(PDF) 178 Page - STMicroelectronics

ST72325AR7-Auto bảng dữ liệu(HTML) 178 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL