ST72325AR7-Auto datasheet(177/243 Pages) STMICROELECTRONICS

177 / 243 page

Obsolete

Product(s)

- Obsolete

Product(s)

ST72325xxx-Auto

10-bit A/D converter (ADC)

Doc ID 13770 Rev 3

177/243

17.3

Functional description

The conversion is monotonic, meaning that the result never decreases if the analog input

does not and never increases if the analog input does not.

If the input voltage (VAIN) is greater than VAREF (high-level voltage reference) then the

conversion result is FFh in the ADCDRH register and 03h in the ADCDRL register (without

overflow indication).

If the input voltage (VAIN) is lower than VSSA (low-level voltage reference) then the

conversion result in the ADCDRH and ADCDRL registers is 00 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADCDRH

and ADCDRL registers. The accuracy of the conversion is described in Section 19:

Electrical characteristics.

RAIN is the maximum recommended impedance for an analog input signal. If the impedance

is too high, this will result in a loss of accuracy due to leakage and sampling not being

completed in the allotted time.

17.3.1

A/D converter configuration

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to the

Section 9: I/O ports. Using these pins as analog inputs does not affect the ability of the port

to be read as a logic input.

In the ADCCSR register:

●

Select the CS[3:0] bits to assign the analog channel to convert.

17.3.2

Starting the conversion

In the ADCCSR register:

●

Set the ADON bit to enable the A/D converter and to start the conversion. From this

time on, the ADC performs a continuous conversion of the selected channel.

When a conversion is complete:

●

The EOC bit is set by hardware.

●

The result is in the ADCDR registers.

A read to the ADCDRH or a write to any bit of the ADCCSR register resets the EOC bit.

To read the 10 bits, perform the following steps:

Poll the EOC bit.

Read the ADCDRL register.

Read the ADCDRH register. This clears EOC automatically.

Note:

The data is not latched, so both the low and the high data register must be read before the

next conversion is complete, so it is recommended to disable interrupts while reading the

conversion result.

To read only 8 bits, perform the following steps:

Poll the EOC bit.

Read the ADCDRH register. This clears EOC automatically.

ST72325AR7-Auto bảng dữ liệu(PDF) 177 Page - STMicroelectronics

ST72325AR7-Auto bảng dữ liệu(HTML) 177 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL