công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

LNBH25 bảng dữ liệu(PDF) 16 Page - STMicroelectronics

tên linh kiện LNBH25
Giải thích chi tiết về linh kiện  Selectable output current limit by external resistor
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LNBH25 bảng dữ liệu(HTML) 16 Page - STMicroelectronics

Back Button LNBH25 Datasheet HTML 12Page - STMicroelectronics LNBH25 Datasheet HTML 13Page - STMicroelectronics LNBH25 Datasheet HTML 14Page - STMicroelectronics LNBH25 Datasheet HTML 15Page - STMicroelectronics LNBH25 Datasheet HTML 16Page - STMicroelectronics LNBH25 Datasheet HTML 17Page - STMicroelectronics LNBH25 Datasheet HTML 18Page - STMicroelectronics LNBH25 Datasheet HTML 19Page - STMicroelectronics LNBH25 Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 34 page
background image
I²C bus interface
LNBH25
16/34
Doc ID 022433 Rev 4
6
I²C bus interface
Data transmission from the main microprocessor to the LNBH25 and vice versa takes place
through the 2-wire I²C bus interface, consisting of the 2-line SDA and SCL (pull-up resistors
to positive supply voltage must be externally connected).
6.1
Data validity
As shown in
Figure 8, the data on the SDA line must be stable during the high semi-period
of the clock. The HIGH and LOW state of the data line can only change when the clock
signal on the SCL line is LOW.
6.2
Start and stop condition
As shown in
Figure 9, a start condition is a HIGH to LOW transition of the SDA line while
SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is
HIGH. A STOP condition must be sent before each START condition.
6.3
Byte format
Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an
acknowledge bit. The MSB is transferred first.
6.4
Acknowledge
The master (microprocessor) puts a resistive HIGH level on the SDA line during the
acknowledge clock pulse (see
Figure 10). The peripheral (LNBH25) which acknowledges
must pull down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA
line is stable LOW during this clock pulse. The peripheral which has been addressed has to
generate acknowledge after the reception of each byte, otherwise the SDA line remains at
the HIGH level during the ninth clock pulse time. In this case the master transmitter can
generate the STOP information in order to abort the transfer. The LNBH25 won't generate
acknowledge if the VCC supply is below the undervoltage lockout threshold (4.7 V typ.).
6.5
Transmission without acknowledge
Avoiding to detect the acknowledges of the LNBH25, the microprocessor can use a simpler
transmission: it simply waits one clock without checking the slave acknowledging, and sends
the new data. This approach is of course less protected from misworking and decreases
noise immunity.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com