L6706 datasheet(17/47 Pages) STMICROELECTRONICS

17 / 47 page

L6706

DAC and current reading

Doc ID 15698 Rev 2

17/47

DAC and current reading

L6706 embeds VRD11.x DAC (see Table 7) that allows to regulate the output voltage with a

tolerance of ±0.5% recovering from offsets and manufacturing variations.

The device automatically introduces a -19 mV (both VRD11.x) offset to the regulated

voltage in order to avoid any external offset circuitry to worsen the guaranteed accuracy

and, as a consequence, the calculated system TOB.

Output voltage is programmed through the VID pins: they are inputs of an internal DAC that

is realized by means of a series of resistors providing a partition of the internal voltage

reference. The VID code drives a multiplexer that selects a voltage on a precise point of the

divider. The DAC output is delivered to an amplifier obtaining the voltage reference (i.e. the

set-point of the error amplifier, VREF).

L6706 embeds a flexible, fully-differential current sense circuitry that is able to read across

inductor parasitic resistance or across a sense resistor placed in series to the inductor

element. The fully-differential current reading rejects noise and allows placing sensing

element in different locations without affecting the measurement's accuracy.

Reading current across the inductor DCR, the current flowing trough phase is read using the

voltage drop across the output inductor or across a sense resistor in its series and internally

converted into a current. The trans-conductance ratio is issued by the external resistor Rg

placed outside the chip between CS- pin toward the reading points.

The current sense circuit always tracks the current information, no bias current is sourced

from the CS+ pin: this pin is used as a reference keeping the CS- pin to this voltage. To

correctly reproduce the inductor current an R-C filtering network must be introduced in

parallel to the sensing element.

The current that flows from the CS- pin is then given by the following equation (see

Figure 4):

Where IPHASE is the current carried by the relative phase.

Figure 4.

Current reading connections

Considering now to match the time constant between the inductor and the R-C filter applied

(Time constant mismatches cause the introduction of poles into the current reading network

CS-

DCR

-------------

1s LDCR

()

⁄

⋅

1s R C

⋅⋅

------------------------------------------- I

⋅

PHASE

⋅

CS+

CS-

PHASE

DCR

PHASEx

Inductor DCR Current Sense

ICS-=IINFO

NO Bias

L6706 bảng dữ liệu(PDF) 17 Page - STMicroelectronics

L6706 bảng dữ liệu(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

bảng dữ liệu tải về

Link URL