TMS320VC5416 datasheet(10/98 Pages) TI1

10 / 98 page

Introduction

2.1

Description

2.2

Pin Assignments

2.2.1

Terminal Assignments for the GGU Package

12 11

TMS320VC5416

Fixed-Point Digital Signal Processor

SPRS095P – MARCH 1999 – REVISED OCTOBER 2008

www.ti.com

This section describes the main features of the TMS320VC5416, lists the pin assignments, and describes

the function of each pin. This data manual also provides a detailed description section, electrical

specifications, parameter measurement information, and mechanical data about the available packaging.

NOTE

This data manual is designed to be used in conjunction with the TMS320C54x™ DSP

Functional Overview (literature number SPRU307).

The TMS320VC5416 fixed-point, digital signal processor (DSP) (hereafter referred to as the device unless

otherwise specified) is based on an advanced modified Harvard architecture that has one program

memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a

high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip

peripherals. The basis of the operational flexibility and speed of this DSP is a highly specialized instruction

set.

Separate program and data spaces allow simultaneous access to program instructions and data, providing

a high degree of parallelism. Two read operations and one write operation can be performed in a single

cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture.

In addition, data can be transferred between data and program spaces. Such parallelism supports a

powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single

machine cycle. The device also includes the control mechanisms to manage interrupts, repeated

operations, and function calls.

Figure 2-1 illustrates the ball locations for the 144-pin ball grid array (BGA) package and is used in

conjunction with Table 2-1 to locate signal names and ball grid numbers. Figure 2-2 provides the pin

assignments for the 144-pin low-profile quad flatpack (LQFP) package.

Figure 2-1. 144-Ball GGU MicroStar BGA™ (Bottom View)

Introduction

Submit Documentation Feedback

TMS320VC5416 bảng dữ liệu(PDF) 10 Page - Texas Instruments