TMS320VC5416 datasheet(82/98 Pages) TI1

82 / 98 page

Bit 0

Bit(n-1)

(n-2)

(n-3)

(n-4)

Bit 0

Bit(n-1)

(n-2)

(n-3)

(n-4)

BCLKX

BFSX

BDX

BDR

td(BFXL-BCKXH)

tdis(BCKXL-BDXHZ)

td(BCKXL-BDXV)

th(BCKXH-BDRV)

tsu(BDRV-BCKXL)

td(BFXL-BDXV)

th(BCKXL-BFXL)

LSB

MSB

TMS320VC5416

Fixed-Point Digital Signal Processor

SPRS095P – MARCH 1999 – REVISED OCTOBER 2008

www.ti.com

Table 5-26. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)(1)

5416-120

5416-160

UNIT

MASTER

SLAVE

MIN

MAX

MIN

MAX

tsu(BDRV-BCKXL)

Setup time, BDR valid before BCLKX low

2 – 6P(2)

th(BCKXH-BDRV)

Hold time, BDR valid after BCLKX high

5 + 12P(2)

(1)

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

(2)

P = 0.5 * processor clock.

Table 5-27. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0)(1)

5416-120

5416-160

PARAMETER

UNIT

MASTER(2)

SLAVE

MIN

MAX

MIN

MAX

th(BCKXL-BFXL)

Hold time, BFSX low after BCLKX low(3)

C –3

C + 4

td(BFXL-BCKXH)

Delay time, BFSX low to BCLKX high(4)

T – 4

T + 3

td(BCKXL-BDXV)

Delay time, BCLKX low to BDX valid

– 4

6P + 2(5)

10P + 17(5)

Disable time, BDX high impedance following last data bit from

tdis(BCKXL-BDXHZ)

– 2

6P – 4(5)

10P + 17(5)

BCLKX low

td(BFXL-BDXV)

Delay time, BFSX low to BDX valid

D – 2

D + 4

4P + 2(5)

8P + 17(5)

(1)

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

(2)

T = BCLKX period = (1 + CLKGDV) * 2P

C = BCLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) *2P when CLKGDV is even

D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and (CLKGDV/2 + 1) * 2P when CLKGDV is even

(3)

FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input

on BFSX and BFSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FRSRM = 2 for master McBSP

CLKXM = CLKRm = FSXM = FSRM = 0 for slave McBSP

(4)

BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the

master clock (BCLKX).

(5)

P = 0.5 * processor clock.

Figure 5-25. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

Electrical Specifications

Submit Documentation Feedback

TMS320VC5416 bảng dữ liệu(PDF) 82 Page - Texas Instruments

TMS320VC5416 bảng dữ liệu(HTML) 82 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

bảng dữ liệu tải về

Link URL