SC2200 datasheet(294/433 Pages) NSC

294 / 433 page

www.national.com

294

Revision 3.0

Core Logic Module (Continued)

Offset 2Ch-2Fh

HcBulkCurrentED Register (R/W)

Reset Value = 00000000h

31:4

BulkCurrentED. Pointer to the current Bulk List ED.

3:0

Reserved. Read/Write 0s.

Offset 30h-33h

HcDoneHead Register (R/W)

Reset Value = 00000000h

31:4

DoneHead. Pointer to the current Done List Head ED.

3:0

Reserved. Read/Write 0s.

Offset 34h-37h

HcFmInterval Register (R/W)

Reset Value = 00002EDFh

FrameIntervalToggle (Read Only). This bit is toggled by HCD when it loads a new value into FrameInterval.

30:16

FSLargestDataPacket (Read Only). This field specifies a value which is loaded into the Largest Data Packet Counter at

the beginning of each frame.

15:14

Reserved. Read/Write 0s.

13:0

FrameInterval. This field specifies the length of a frame as (bit times - 1). For 12,000 bit times in a frame, a value of 11,999

is stored here.

Offset 38h-3Bh

HcFrameRemaining Register (RO)

Reset Value = 00000000h

FrameRemainingToggle (Read Only). Loaded with FrameIntervalToggle when FrameRemaining is loaded.

30:14

Reserved. Read 0s.

13:0

FrameRemaining (Read Only). When the HC is in the UsbOperational state, this 14-bit field decrements each 12 MHz

clock period. When the count reaches 0, (end of frame) the counter reloads with FrameInterval. In addition, the counter

loads when the HC transitions into UsbOperational.

Offset 3Ch-3Fh

HcFmNumber Register (RO)

Reset Value = 00000000h

31:16

Reserved. Read 0s.

15:0

FrameNumber (Read Only). This 16-bit incrementing counter field is incremented coincident with the loading of FrameR-

emaining. The count rolls over from FFFFh to 0h.

Offset 40h-43h

HcPeriodicStart Register (R/W)

Reset Value = 00000000h

31:14

Reserved. Read/Write 0s.

13:0

PeriodicStart. This field contains a value used by the List Processor to determine where in a frame the Periodic List pro-

cessing must begin.

Offset 44h-47h

HcLSThreshold Register (R/W)

Reset Value = 00000628h

31:12

Reserved. Read/Write 0s.

11:0

LSThreshold. This field contains a value used by the Frame Management block to determine whether or not a low speed

transaction can be started in the current frame.

Offset 48h-4Bh

HcRhDescriptorA Register (R/W)

Reset Value = 01000003h

31:24

PowerOnToPowerGoodTime. This field value is represented as the number of 2 ms intervals, ensuring that the power

switching is effective within 2 ms. Only bits [25:24] are implemented as R/W. The remaining bits are read only as 0. It is not

expected that these bits be written to anything other than 1h, but limited adjustment is provided. This field should be written

to support system implementation. This field should always be written to a non-zero value.

23:13

Reserved. Read/Write 0s.

NoOverCurrentProtection. This bit should be written to support the external system port over-current implementation.

0: Over-current status is reported.

1: Over-current status is not reported.

OverCurrentProtectionMode. This bit should be written 0 and is only valid when NoOverCurrentProtection is cleared.

0: Global Over-Current.

1: Individual Over-Current

DeviceType (Read Only). USB is not a compound device.

Table 5-42. USB_BAR+Memory Offset: USB Controller Registers (Continued)

Bit

Description

SC2200 bảng dữ liệu(PDF) 294 Page - National Semiconductor (TI)

SC2200 bảng dữ liệu(HTML) 294 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL